전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L6701TR 데이터시트(PDF) 30 Page - STMicroelectronics

부품명 L6701TR
상세설명  3 Phase Controller for VR10, VR9 and K8 CPUs
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6701TR 데이터시트(HTML) 30 Page - STMicroelectronics

Back Button L6701TR Datasheet HTML 26Page - STMicroelectronics L6701TR Datasheet HTML 27Page - STMicroelectronics L6701TR Datasheet HTML 28Page - STMicroelectronics L6701TR Datasheet HTML 29Page - STMicroelectronics L6701TR Datasheet HTML 30Page - STMicroelectronics L6701TR Datasheet HTML 31Page - STMicroelectronics L6701TR Datasheet HTML 32Page - STMicroelectronics L6701TR Datasheet HTML 33Page - STMicroelectronics L6701TR Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 44 page
background image
13 Output voltage Monitor and Protections
L6701
30/44
Figure 13. Output Voltage Protections and typical principle connections
13.3
Over Voltage
Once VCC crosses the turn-ON threshold and the device is enabled (EN = Free), L6701
provides an Over Voltage Protection according to the DAC_SEL status: when the voltage
sensed by VSEN overcomes the OVP threshold, the controller permanently switches on all the
low-side MOSFETs and switches off all the high-side MOSFETs in order to protect the load.
The FAULT pin is driven high (5V) and power supply or EN pin cycling is required to restart
operations.
The OVP (and Pre-OVP) Threshold varies according to the operative mode selected as
reported in Table 10.
13.4
Feedback Disconnection
L6701 allows to monitor the output voltage in two different points:
●
Remotely, through the remote buffer, across VSEN
●
Locally across the CS- pin (negligibly offset by
).
By comparing the voltage present at these two different locations, L6701 is able to understand
if the output voltage feedback is connected. When CS- is more than 1V higher than VSEN,
(See Figure 14) the device stops switching with the low side MOSFETs permanently ON and
drives high the FAULT pin. The condition is latched until VCC or EN cycled.
Table 10.
OVP and Preliminary OVP Thresholds
DAC_SEL
Operative Mode
Pre-OVP
OVP
0VR9
2.1
2.1
82k
Ω to SGND
VR10
1.9
1.9
Open
K8
1.9
1.9
VCC
+12V
+5V
SB
Vcc
UVLO
OVP
UVLO
VCC
Preliminary OVP Enabled
FBR Monitored
No Protection
Provided
(EN = Free)
OVP Protection
VSEN Monitored
(EN = 0)
Preliminary OVP
FBR/DACSEL Monitor
R
D
I
C S
⋅



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com