전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST92F124 데이터시트(PDF) 277 Page - STMicroelectronics

부품명 ST92F124
상세설명  8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TM(EMULATED EEPROM), CAN 2.0B AND J1850 BLPD
PDF  429 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92F124 데이터시트(HTML) 277 Page - STMicroelectronics

Back Button ST92F124 Datasheet HTML 273Page - STMicroelectronics ST92F124 Datasheet HTML 274Page - STMicroelectronics ST92F124 Datasheet HTML 275Page - STMicroelectronics ST92F124 Datasheet HTML 276Page - STMicroelectronics ST92F124 Datasheet HTML 277Page - STMicroelectronics ST92F124 Datasheet HTML 278Page - STMicroelectronics ST92F124 Datasheet HTML 279Page - STMicroelectronics ST92F124 Datasheet HTML 280Page - STMicroelectronics ST92F124 Datasheet HTML 281Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 277 / 429 page
background image
277/429
I2C BUS INTERFACE
I2C BUS INTERFACE (Cont’d)
I2C CLOCK CONTROL REGISTER
(I2CCCR)
R243 - Read / Write
Register Page: 20 (I2C_0) or 22 (I2C_1)
Reset Value: 0000 0000 (00h)
Bit 7 = FM/SM Fast/Standard I2C mode.
This bit is used to select between fast and stand-
ard mode. See the description of the following bits.
It is set and cleared by software. It is not cleared
when the peripheral is disabled (I2CCR.PE=0)
Bits 6:0 = CC[6:0] 9-bit divider programming
Implementation of a programmable clock divider.
These bits and the CC[8:7] bits of the I2CECCR
register select the speed of the bus (FSCL) de-
pending on the I2C mode.
They are not cleared when the interface is disa-
bled (I2CCR.PE=0).
Refer to the Electrical Characteristics section for
the table of values (Table 70 on page 399).
Note: The programmed frequency is available
with no load on SCL and SDA pins.
I2C OWN ADDRESS REGISTER 1
(I2COAR1)
R244 - Read / Write
Register Page: 20 (I2C_0) or 22 (I2C_1)
Reset Value: 0000 0000 (00h)
7-bit Addressing Mode
Bits 7:1 = ADD[7:1] Interface address.
These bits define the I2C bus address of the inter-
face.
They are not cleared when the interface is disa-
bled (I2CCR.PE=0).
Bit 0 = ADD0 Address direction bit.
This bit is don’t care; the interface acknowledges
either 0 or 1.
It is not cleared when the interface is disabled
(I2CCR.PE=0).
Note: Address 01h is always ignored.
10-bit Addressing Mode
Bits 7:0 = ADD[7:0] Interface address.
These are the least significant bits of the I2Cbus
address of the interface.
They are not cleared when the interface is disa-
bled (I2CCR.PE=0).
70
FM/SM
CC6
CC5
CC4
CC3
CC2 CC1 CC0
70
ADD7 ADD6 ADD5 ADD4 ADD3 ADD2 ADD1 ADD0
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com