| 전자부품 데이터시트 검색엔진 |
|
ST92F124 데이터시트(PDF) 279 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92F124 데이터시트(HTML) 279 Page - STMicroelectronics |
|
279 / 429 page ![]() 279/429 I2C BUS INTERFACE I2C BUS INTERFACE (Cont’d) INTERRUPT STATUS REGISTER (I2CISR) R248 - Read / Write Register Page: 20 (I2C_0) or 22 (I2C_1) Reset Value: 1xxx xxxx (xxh) Bit 7 = Reserved. Must be kept at 1 Bits 6:4 = PRL[2:0] Interrupt/DMA Priority Bits. The priority is encoded with these three bits. The value of “0” has the highest priority, the value “7” has no priority. After the setting of this priority lev- el, the priorities between the different Interrupt/ DMA sources is hardware defined according with the following scheme: – Error condition Interrupt (If DMASTOP=1) (High- est priority) – Receiver DMA request – Transmitter DMA request – Error Condition Interrupt (If DMASTOP=0 – Data Received/Receiver End Of Block – Peripheral Ready To Transmit/Transmitter End Of Block (Lowest priority) Bit 3 = Reserved. Must be cleared. Bit 2 = IERRP Error Condition pending bit 0: No error 1: Error event detected (if ITE=1) Note: The Interrupt pending bits can be reset by writing a “0” but is not possible to write a “1”. It is mandatory to clear the interrupt source by writing a “0” in the pending bit when executing the interrupt service routine. When serving an interrupt routine, the user should reset ONLY the pending bit related to the served interrupt routine (and not reset the other pending bits). To detect the specific error condition that oc- curred, the flag bits of the I2CSR1 and I2CSR2 register should be checked. Note: The IERRP pending bit is forced high when- the error event flags are set (ADSL and SB flags in the I2CSR1 register, SCLF, ADDTX, AF, STOPF, ARLO and BERR flags in the I2CSR2 register). If at least one flag is set, the application code should not reset the IERRP bit. Bit 1 = IRXP Data Received pending bit 0: No data received 1: data received (if ITE=1). Bit 0 = ITXP Peripheral Ready To Transmit pend- ing bit 0: Peripheral not ready to transmit 1: Peripheral ready to transmit a data byte (if ITE=1). 70 1 PRL2 PRL1 PRL0 0 IERRP IRXP ITXP 9 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |