전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF2105MU/2 데이터시트(PDF) 29 Page - NXP Semiconductors

부품명 PCF2105MU/2
상세설명  LCD controller/driver
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF2105MU/2 데이터시트(HTML) 29 Page - NXP Semiconductors

Back Button PCF2105MU/2 Datasheet HTML 25Page - NXP Semiconductors PCF2105MU/2 Datasheet HTML 26Page - NXP Semiconductors PCF2105MU/2 Datasheet HTML 27Page - NXP Semiconductors PCF2105MU/2 Datasheet HTML 28Page - NXP Semiconductors PCF2105MU/2 Datasheet HTML 29Page - NXP Semiconductors PCF2105MU/2 Datasheet HTML 30Page - NXP Semiconductors PCF2105MU/2 Datasheet HTML 31Page - NXP Semiconductors PCF2105MU/2 Datasheet HTML 32Page - NXP Semiconductors PCF2105MU/2 Datasheet HTML 33Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 48 page
background image
1998 Jul 30
29
Philips Semiconductors
Product specification
LCD controller/driver
PCF2105
Notes
1. VDD = 5.0 V.
2. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to
VIL and VIH with an input voltage swing of VSS to VDD.
3. CL = total capacitance of one bus line in pF and R = 100 Ω.
4. A fast mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement tSU;DAT ≥ 250 ns
must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal.
If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line
tr(max) +tSU;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I2C-bus specification) before the SCL line
is released.
5. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH(min) of the SCL
signal) in order to bridge the undefined region of the falling edge of SCL.
6. The maximum tHD;DAT has only to be met if the device does not stretch tLOW of the SCL signal.
Timing characteristics: I2C-bus interface; note 2; see Fig.25
fSCL
SCL clock frequency
−−
400
kHz
tSW
tolerable spike width on bus
−−
50
ns
tBUF
bus free time
1.3
−−
µs
tSU;STA
set-up time for a repeated START
condition
0.6
−−
µs
tHD;STA
START condition hold time
0.6
−−
µs
tLOW
SCL LOW time
1.3
−−
µs
tHIGH
SCL HIGH time
0.6
−−
µs
tr
SCL and SDA rise time
note 3
−
20 + RCL
300
ns
tf
SCL and SDA fall time
note 3
−
20 + RCL
300
ns
tSU;DAT
data set-up time
note 4
100
−−
ns
tHD;DAT
data hold time
notes 5 and 6
0
−
0.9
µs
tSU;STO
set-up time for STOP condition
0.6
−−
µs
CL
load capacitance for each bus line
−−
400
pF
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com