전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8558U/12 데이터시트(PDF) 10 Page - NXP Semiconductors

부품명 PCF8558U/12
상세설명  Universal LCD driver for small graphic panels
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8558U/12 데이터시트(HTML) 10 Page - NXP Semiconductors

Back Button PCF8558U/12 Datasheet HTML 6Page - NXP Semiconductors PCF8558U/12 Datasheet HTML 7Page - NXP Semiconductors PCF8558U/12 Datasheet HTML 8Page - NXP Semiconductors PCF8558U/12 Datasheet HTML 9Page - NXP Semiconductors PCF8558U/12 Datasheet HTML 10Page - NXP Semiconductors PCF8558U/12 Datasheet HTML 11Page - NXP Semiconductors PCF8558U/12 Datasheet HTML 12Page - NXP Semiconductors PCF8558U/12 Datasheet HTML 13Page - NXP Semiconductors PCF8558U/12 Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 24 page
background image
1998 Apr 07
10
Philips Semiconductors
Objective specification
Universal LCD driver for small graphic
panels
PCF8558
COMMANDS
Display Control
Table 2
Display status
PD: POWER-DOWN
• All LCD outputs at VDD (display off)
• Bias generator off
• Power-on reset on, oscillator off (external clock still
possible)
• VLCD can be disconnected
• I2C-bus, RAM, commands, etc. still function in
power-down mode.
Set Address
Table 3
Y0, Y1 and Y2 define the Y address vector
address of the display RAM
BIT
LOGIC 0
LOGIC 1
PD
normal
power-down
V
horizontal addressing
vertical addressing
DISPLAY STATUS
BITS
ED
Blank
0
0
Normal
1
1
All segments on
1
0
Inverse video
0
1
Y2
Y1
Y0
LINE
0000
0011
0102
0113
1004
Set X address
The X address points to the columns. The range of X is
0 to 100 (64H).
Reset function
After power-on the chip has the following state:
• Power-down mode (PD = 1)
• RAM undefined
• RAM X and Y address undefined
• Display control bits (except PD) undefined
• I2C-bus interface reset.
Note
If the chip is used with an external clock source, after
power-on, the chip requires at least 2 clock pulses to
ensure that an internal synchronous reset is carried out.
After the internal reset, the chip goes into power-down
mode (PD = 1). If the clock pulses are not supplied, and
the reset is not cleared, the chip cannot respond to
commands in the I2C bus.
In applications where the internal oscillator is used
(pin OSC = VDD), the oscillator starts after power-on.
As soon as the synchronous reset is cleared, the chip goes
into power-down mode, and the oscillator is stopped.
Table 4
Instructions: control byte, address
INSTRUCTION
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DESCRIPTION
Display control
0
E
D
PD
V
Y2
Y1
Y0
Y address vector, display control
X address
0
X address
set column address



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com