전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8576CT 데이터시트(PDF) 35 Page - NXP Semiconductors

부품명 PCF8576CT
상세설명  Universal LCD driver for low multiplex rates
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8576CT 데이터시트(HTML) 35 Page - NXP Semiconductors

Back Button PCF8576CT Datasheet HTML 31Page - NXP Semiconductors PCF8576CT Datasheet HTML 32Page - NXP Semiconductors PCF8576CT Datasheet HTML 33Page - NXP Semiconductors PCF8576CT Datasheet HTML 34Page - NXP Semiconductors PCF8576CT Datasheet HTML 35Page - NXP Semiconductors PCF8576CT Datasheet HTML 36Page - NXP Semiconductors PCF8576CT Datasheet HTML 37Page - NXP Semiconductors PCF8576CT Datasheet HTML 38Page - NXP Semiconductors PCF8576CT Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 44 page
background image
1998 Jul 30
35
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex
rates
PCF8576C
12.1
Chip-on-glass cascadability in single plane
In chip-on-glass technology, where driver devices are
bonded directly onto glass of the LCD, it is important that
the devices may be cascaded without the crossing of
conductors, but the paths of conductors can be continued
on the glass under the chip. All of this is facilitated by the
PCF8576C bonding pad layout (Fig.30). Pads needing bus
interconnection between all PCF8576Cs of the cascade
are VDD, VSS, VLCD, CLK, SCL, SDA and SYNC. These
lines may be led to the corresponding pads of the next
PCF8576C through the wide opening between VLCD pad
and the backplane output pads.
The only bus line that does not require a second opening
to lead through to the next PCF8576C is VLCD, being the
cascade centre. The placing of VLCD adjacent to VSS
allows the two supplies to be tied together.
When an external clocking source is to be used, OSC of all
devices should be tied to VDD. The pads OSC, A0, A1, A2
and SA0 have been placed between VSS and VDD to
facilitate wiring of oscillator, hardware subaddress and
slave address.
13 BONDING PAD LOCATIONS
Fig.30 Bonding pad locations.
Chip dimensions: approximately 2.92
× 3.20 mm.
Pad area: 0.0121 mm2.
Bonding pad dimensions: 110
× 110 µm.
S33
S32
S31
S29
S30
S28
S26
S25
S27
S24
S23
S22
S20
S21
S19
S18
A1
A2
2.92 mm
SA0
V
V
BP0
BP2
BP1
BP3
S1
S0
S2
S3
PCF8576C
LCD
SS
3.20
mm
MBE536
1
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
11
10
9
8
12
30
31
32
33
34
234
5
6
7
x
y
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com