DP83848C datasheet(79/82 Pages) NSC

부품명	DP83848C

상세설명	PHYTER짰 - Commercial Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver

PDF	82 Pages

Scroll/Zoom	100%

제조업체	NSC [National Semiconductor (TI)]

홈페이지	http://www.national.com

Logo

79 / 82 page

www.national.com

8.2.27 RMII Receive Timing

Note: Per the RMII Specification, output delays assume a 25pF load.

Note: CRS_DV is asserted asynchronously in order to minimize latency of control signals through the why. CRS_DV may

toggle synchronously at the end of the packet to indicate CRS deassertion.

Note: RX_DV is synchronous to X1. While not part of the RMII specification, this signal is provided to simplify recovery of

receive data.

Parameter

Description

Notes

Min

Typ

Max

Units

T2.27.1

X1 Clock Period

50 MHz Reference Clock

T2.27.2

RXD[1:0], CRS_DV, RX_DV,

and RX_ER output delay from

X1 rising

T2.27.3

CRS ON delay

From JK symbol on PMD Receive Pair to

initial assertion of CRS_DV

18.5

bits

T2.27.4

CRS OFF delay

From TR symbol on PMD Receive Pair to

initial deassertion of CRS_DV

bits

T2.27.5

RXD[1:0] and RX_ER latency

From symbol on Receive Pair. Elasticity

buffer set to default value (01)

bits

CRS_DV

RXD[1:0]

RX_ER

T2.27.2

T2.27.1

T2.27.2

PMD Input Pair

IDLE

Data

(J/K)

T2.27.3

T2.27.5

Data

(TR)

T2.27.4

RX_DV

T2.27.2

DP83848C 데이터시트(PDF) 79 Page - National Semiconductor (TI)

DP83848C 데이터시트(HTML) 79 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL