DP83848C datasheet(13/82 Pages) NSC

13 / 82 page

www.national.com

1.6 Strap Options (Continued)

AN_EN (LED_ACT/COL)

AN_1 (LED_SPEED)

AN_0 (LED_LINK)

S, O, PU

Auto-Negotiation Enable: When high, this enables Auto-Negoti-

ation with the capability set by ANO and AN1 pins. When low, this

puts the part into Forced Mode with the capability set by AN0 and

AN1 pins.

AN0 / AN1: These input pins control the forced or advertised op-

erating mode of the DP83848C according to the following table.

The value on these pins is set by connecting the input pins to

GND (0) or VCC (1) through 2.2 kΩ resistors. These pins should

NEVER be connected directly to GND or VCC.

The value set at this input is latched into the DP83848C at Hard-

ware-Reset.

The float/pull-down status of these pins are latched into the Basic

Mode Control Register and the Auto_Negotiation Advertisement

The default is 111 since these pins have internal pull-ups.

MII_MODE (RX_DV)

SNI_MODE (TXD_3)

S, O, PD

MII MODE SELECT: This strapping option pair determines the

operating mode of the MAC Data Interface. Default operation (No

pull-ups) will enable normal MII Mode of operation. Strapping

MII_MODE high will cause the device to be in RMII or SNI mode

of operation, determined by the status of the SNI_MODE strap.

Since the pins include internal pull-downs, the default values are

The following table details the configurations:

LED_CFG (CRS)

S, O, PU

LED CONFIGURATION: This strapping option determines the

mode of operation of the LED pins. Default is Mode 1. Mode 1 and

Mode 2 can be controlled via the strap option. All modes are con-

figurable via register access.

SeeTable 3 for LED Mode Selection.

MDIX_EN (RX_ER)

S, O, PU

MDIX ENABLE: Default is to enable MDIX. This strapping option

disables Auto-MDIX. An external pull-down will disable Auto-

MDIX mode.

Signal Name

Type

Pin #

Description

AN_EN

AN1

AN0

Forced Mode

10BASE-T, Half-Duplex

10BASE-T, Full-Duplex

100BASE-TX, Half-Duplex

100BASE-TX, Full-Duplex

AN_EN

AN1

AN0

Advertised Mode

10BASE-T, Half/Full-Duplex

100BASE-TX, Half/Full-Duplex

10BASE-T Half-Duplex

100BASE-TX, Half-Duplex

10BASE-T, Half/Full-Duplex

100BASE-TX, Half/Full-Duplex

MII_MODE

SNI_MODE

MAC Interface

Mode

MII Mode

RMII Mode

10 Mb SNI Mode

DP83848C 데이터시트(PDF) 13 Page - National Semiconductor (TI)

DP83848C 데이터시트(HTML) 13 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL