| 전자부품 데이터시트 검색엔진 |
|
AS7343L 데이터시트(PDF) 30 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
AS7343L 데이터시트(HTML) 30 Page - OSRAM GmbH |
|
30 / 53 page ![]() Document Feedback AS7343L Register Description Datasheet • PUBLIC DS001038 • v2-00 • 2022-Aug-12 52 │ 29 10.2.3 ADC Configuration The following registers provide configuration for the 6 integrated ADCs (CH0 to CH5). It is possible to adjust the gain and setup the auto zero compensation for the ADCs. CFG1 Register (Address 0xC6) Figure 29: CFG1 Register Addr: 0xC6 CFG1 Bit Bit Name Default Access Bit Description 7:5 Reserved 0 Reserved 4:0 AGAIN 9 RW Spectral Engines Gain Setting. Sets the spectral sensitivity. VALUE GAIN 0 0.5x 1 1x 2 2x 3 4x 4 8x 5 16x 6 32x 7 64x 8 128x 9 256x 10 512x 11 1024x 12 2048x AZ_CONFIG Register (Address 0xDE) The following register configures how often the spectral engine offsets are reset (auto zero) to compensate for changes of the device temperature. The typical time auto zero needs to be completed is 15 ms. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |