| 전자부품 데이터시트 검색엔진 |
|
4LS15K 데이터시트(PDF) 35 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
4LS15K 데이터시트(HTML) 35 Page - OSRAM GmbH |
|
35 / 115 page ![]() Document Feedback 4LS Functional Description Datasheet • PUBLIC DS000542 • v3-01 • 2022-Nov-17 114 │ 34 Figure 47: Number of Words Sent for Valid Training Sequence Number of Outputs VTS @ 8-Bit Mode Each Word is 8-Bit VTS @ 12-Bit Mode Each Word is 12-Bit 4 Outputs (1-To-1) 1 x TSB + 11 x (TSA + TSB) = 23 Words = 23 x TMCLK 2 Outputs (2-To-1) 1 x TSB + 13 x (TSA+ TSB) = 27 Words = 27 x TMCLK 1 Output (4-To-1) 1 x TSB + 17 x (TSA + TSB) = 35 Words = 35 x TMCLK The TS number of words will depend on the pixel timing applied, having a minimum value of three clocks, so the LVAL low period has a minimum of 26, 30 and 38 clocks, for the readout modes of 1- To-1, 2-To-1 and 4-To-1, respectively. This margin of three clocks has to be guaranteed in the pixel timing, in order to avoid timing violations. Equation 1: ������������������������������������������_������������������������������������ (������������������������������������) = ������������ + ������������������ Figure 48: Minimum LVAL Low Period (Clocks) Number of Outputs VTS (clocks) Minimum TS (clocks) Minimum LVAL Low Period (clocks) 4 Outputs (1-To-1) 23 3 26 2 Outputs (2-To-1) 27 3 30 1 Output (4-To-1) 35 3 38 When performing a synchronization of the serializer to the chip main clock, the phase and bit information gathered from the training sequences must be newly acquired. If the synchronization of the serializer is performed with each start of readout (this can be controlled over register 0x01, bit 4), only the transmission at the beginning of each line of data should be considered as valid. 7.10 Output Mode and Data Transmission By configuration means it is possible to reduce the number of output taps per line from 2-To-1 (half of LVDS channels) and 4-To-1 (a quarter of LVDS channels). This permits to read the entire lines only by two taps per line, or one tap per line, respectively. However when using this option, the readout speed will be reduced to approximately ½ or ¼ relative to the default 1-To-1 readout mode speed (using four output taps), respectively. It is approximate because the VTS are slightly different between readout modes. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |