AS6221T

Register description

Datasheet

• PUBLIC • Document Feedback

DS001032

• v3-00 • 2023-Oct-13

18 / 36

/

6.2.9

High and low limit registers

If the comparator mode is configured (IM=0), the ALERT output becomes active if the

temperature equals or exceeds the defined value in register THIGH for the configured number

of consecutive faults (N). This configuration is defined by the field CF in the configuration

register. The ALERT output remains assigned until the converted temperature value equals or

falls below the defined value in register TLOW for the same number of consecutive fault

cycles.

If the interrupt mode is configured (IM=1), the ALERT output becomes active if the temperature

equals or exceeds the defined value in register THIGH for the configured number of

consecutive fault cycles. It remains active until a read operation is executed on any register.

The ALERT output is also cleared if the device is set into sleep mode by setting bit SM in the

configuration register.

Once the ALERT output is cleared, it is activated again only if the temperature value falls

below the configured value in register TLOW. It remains active unless a read operation has

taken place.

This sequence is repeated unless the device is set into the comparator mode. This reset

command clears the interrupt mode bit and consequently puts the device into the comparator

mode.

The sequential behavior is summarized in the following Figure 8.