DSP56374UMSLASHD datasheet(7/64 Pages) FREESCALE

7 / 64 page

Signal Groupings

DSP56374 Data Sheet, Rev. 4.2

Freescale Semiconductor

4.3

SCAN

4.4

Clock and PLL

PLLP_GND(1)

PLL Ground—The PLL ground should be provided with an extremely low-impedance path to

ground. This connection must be tied externally to all other chip ground connections. The user

must provide adequate external decoupling capacitors between PLLP_VDD and PLLP_GND.

PLLD_GND(1)

PLL Ground—The PLL ground should be provided with an extremely low-impedance path to

ground. This connection must be tied externally to all other chip ground connections. The user

must provide adequate external decoupling capacitors between PLLD_VDD and PLLD_GND.

CORE_GND(4)

Core Ground—The Core ground should be provided with an extremely low-impedance path to

ground. This connection must be tied externally to all other chip ground connections. The user

must provide adequate external decoupling capacitors.

IO_GND(2)

SHI, ESAI, ESAI_1, WDT and Timer I/O Ground—IO_GND is the ground for the SHI, ESAI,

ESAI_1, WDT and Timer I/O. This connection must be tied externally to all other chip ground

connections. The user must provide adequate external decoupling capacitors.

Table 6. SCAN Signals

Signal

Name

Type

State

During

Reset

Signal Description

SCAN

Input

SCAN—Manufacturing test pin. This pin must be connected to ground.

Table 7. Clock and PLL Signals

Signal

Name

Type

State

during

Reset

Signal Description

EXTAL

Input

External Clock / Crystal Input—An external clock source must be connected

to EXTAL in order to supply the clock to the internal clock generator and PLL.

XTAL

Output

Chip Driven Crystal Output—Connects the internal Crystal Oscillator output to an external

crystal. If an external clock is used, leave XTAL unconnected.

PINIT/NMI

Input

PLL Initial/Nonmaskable Interrupt—During assertion of RESET, the value of

PINIT/NMI is written into the PLL Enable (PEN) bit of the PLL control register,

determining whether the PLL is enabled or disabled. After RESET

de-assertion and during normal instruction processing, the PINIT/NMI

Schmitt-trigger input is a negative-edge-triggered nonmaskable interrupt

(NMI) request internally synchronized to the internal system clock.

This pin has an internal pull up resistor.

This input is 5 V tolerant.

Table 5. Grounds (continued)

Ground Name

Description

DSP56374UM/D 데이터시트(PDF) 7 Page - Freescale Semiconductor, Inc

DSP56374UM/D 데이터시트(HTML) 7 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

데이터시트 다운로드

링크 URL