전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD9865BCPRL 데이터시트(PDF) 7 Page - Analog Devices

부품명 AD9865BCPRL
상세설명  Broadband Modem Mixed-Signal Front End
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9865BCPRL 데이터시트(HTML) 7 Page - Analog Devices

Back Button AD9865BCPRL Datasheet HTML 3Page - Analog Devices AD9865BCPRL Datasheet HTML 4Page - Analog Devices AD9865BCPRL Datasheet HTML 5Page - Analog Devices AD9865BCPRL Datasheet HTML 6Page - Analog Devices AD9865BCPRL Datasheet HTML 7Page - Analog Devices AD9865BCPRL Datasheet HTML 8Page - Analog Devices AD9865BCPRL Datasheet HTML 9Page - Analog Devices AD9865BCPRL Datasheet HTML 10Page - Analog Devices AD9865BCPRL Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 48 page
background image
AD9865
Rev. A | Page 7 of 48
SERIAL PORT TIMING SPECIFICATIONS
AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%, unless otherwise noted.
Table 5.
Parameter
Temp
Test Level
Min
Typ
Max
Unit
WRITE OPERATION (See Figure 46)
SCLK Clock Rate (fSCLK)
Full
IV
32
MHz
SCLK Clock High (tHI)
Full
IV
14
ns
SCLK Clock Low (tLOW)
Full
IV
14
ns
SDIO to SCLK Setup Time (tDS)
Full
IV
14
ns
SCLK to SDIO Hold Time (tDH)
Full
IV
0
ns
SEN to SCLK Setup Time (tS)
Full
IV
14
ns
SCLK to SEN Hold Time (tH)
Full
IV
0
ns
READ OPERATION (See Figure 47 and Figure 48)
SCLK Clock Rate (fSCLK)
Full
IV
32
MHz
SCLK Clock High (tHI)
Full
IV
14
ns
SCLK Clock Low (tLOW)
Full
IV
14
ns
SDIO to SCLK Setup Time (tDS)
Full
IV
14
ns
SCLK to SDIO Hold Time (tDH)
Full
IV
0
ns
SCLK to SDIO (or SDO) Data Valid Time (tDV)
Full
IV
14
ns
SEN to SDIO Output Valid to Hi-Z (tEZ)
Full
IV
2
ns
HALF-DUPLEX DATA INTERFACE (ADIO PORT) TIMING SPECIFICATIONS
AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%, unless otherwise noted.
Table 6.
Parameter
Temp
Test Level
Min
Typ
Max
Unit
READ OPERATION1 (See Figure 50)
Output Data Rate
Full
II
5
80
MSPS
Three-State Output Enable Time (tPZL)
Full
II
3
ns
Three-State Output Disable Time (tPLZ)
Full
II
3
ns
Rx Data Valid Time (tVT)
Full
II
1.5
ns
Rx Data Output Delay (tOD)
Full
II
4
ns
WRITE OPERATION (See Figure 49)
Input Data Rate (1× Interpolation)
Full
II
20
80
MSPS
Input Data Rate (2× Interpolation)
Full
II
10
80
MSPS
Input Data Rate (4× Interpolation)
Full
II
5
50
MSPS
Tx Data Setup Time (tDS)
Full
II
1
ns
Tx Data Hold Time (tDH)
Full
II
2.5
ns
Latch Enable Time (tEN)
Full
II
3
ns
Latch Disable Time (tDIS)
Full
II
3
ns
1 CLOAD = 5 pF for digital data outputs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com