AD9865BCPRL datasheet(8/48 Pages) AD

8 / 48 page

AD9865

Rev. A | Page 8 of 48

FULL-DUPLEX DATA INTERFACE (Tx AND Rx PORT) TIMING SPECIFICATIONS

AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%, unless otherwise noted.

Table 7.

Parameter

Temp

Test Level

Min

Typ

Max

Unit

Tx PATH INTERFACE (See Figure 53)

Input Nibble Rate (2× Interpolation)

Full

160

MSPS

Input Nibble Rate (4× Interpolation)

Full

100

MSPS

Tx Data Setup Time (tDS)

Full

2.5

Tx Data Hold Time (tDH)

Full

1.5

Rx PATH INTERFACE1 (See Figure 54)

Output Nibble Rate

Full

160

MSPS

Rx Data Valid Time (tDV)

Full

Rx Data Hold Time (tDH)

Full

1 CLOAD =5 pF for digital data outputs.

EXPLANATION OF TEST LEVELS

100% production tested.

100% production tested at 25°C and guaranteed by design and characterization at specified temperatures.

III

Sample tested only.

Parameter is guaranteed by design and characterization testing.

Parameter is a typical value only.

100% production tested at 25°C and guaranteed by design and characterization for industrial temperature range.

AD9865BCPRL 데이터시트(PDF) 8 Page - Analog Devices

AD9865BCPRL 데이터시트(HTML) 8 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

데이터시트 다운로드

링크 URL