전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC855T 데이터시트(PDF) 56 Page - Freescale Semiconductor, Inc

부품명 MPC855T
상세설명  Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC855T 데이터시트(HTML) 56 Page - Freescale Semiconductor, Inc

Back Button MPC855T Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC855T Datasheet HTML 60Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 80 page
background image
MPC860 Family Hardware Specifications, Rev. 7
56
Freescale Semiconductor
CPM Electrical Characteristics
11.7 SCC in NMSI Mode Electrical Specifications
Table 20 provides the NMSI external clock timing.
Table 21 provides the NMSI internal clock timing.
Figure 55 through Figure 57 show the NMSI timings.
Table 20. NMSI External Clock Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
100
RCLK1 and TCLK1 width high 1
1
The ratios SYNCCLK/RCLK1 and SYNCCLK/TCLK1 must be greater than or equal to 2.25/1.
1/SYNCCLK
ns
101
RCLK1 and TCLK1 width low
1/SYNCCLK + 5
ns
102
RCLK1 and TCLK1 rise/fall time
15.00
ns
103
TXD1 active delay (from TCLK1 falling edge)
0.00
50.00
ns
104
RTS1 active/inactive delay (from TCLK1 falling edge)
0.00
50.00
ns
105
CTS1 setup time to TCLK1 rising edge
5.00
ns
106
RXD1 setup time to RCLK1 rising edge
5.00
ns
107
RXD1 hold time from RCLK1 rising edge 2
2
Also applies to CD and CTS hold time when they are used as external sync signals.
5.00
ns
108
CD1 setup Time to RCLK1 rising edge
5.00
ns
Table 21. NMSI Internal Clock Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
100
RCLK1 and TCLK1 frequency 1
1
The ratios SYNCCLK/RCLK1 and SYNCCLK/TCLK1 must be greater than or equal to 3/1.
0.00
SYNCCLK/3
MHz
102
RCLK1 and TCLK1 rise/fall time
ns
103
TXD1 active delay (from TCLK1 falling edge)
0.00
30.00
ns
104
RTS1 active/inactive delay (from TCLK1 falling edge)
0.00
30.00
ns
105
CTS1 setup time to TCLK1 rising edge
40.00
ns
106
RXD1 setup time to RCLK1 rising edge
40.00
ns
107
RXD1 hold time from RCLK1 rising edge 2
2
Also applies to CD and CTS hold time when they are used as external sync signals.
0.00
ns
108
CD1 setup time to RCLK1 rising edge
40.00
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com