전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SC28L92 데이터시트(PDF) 35 Page - NXP Semiconductors

부품명 SC28L92
상세설명  3.3V-5.0V Dual Universal Asynchronous Receiver/Transmitter DUART
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC28L92 데이터시트(HTML) 35 Page - NXP Semiconductors

Back Button SC28L92 Datasheet HTML 31Page - NXP Semiconductors SC28L92 Datasheet HTML 32Page - NXP Semiconductors SC28L92 Datasheet HTML 33Page - NXP Semiconductors SC28L92 Datasheet HTML 34Page - NXP Semiconductors SC28L92 Datasheet HTML 35Page - NXP Semiconductors SC28L92 Datasheet HTML 36Page - NXP Semiconductors SC28L92 Datasheet HTML 37Page - NXP Semiconductors SC28L92 Datasheet HTML 38Page - NXP Semiconductors SC28L92 Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 44 page
background image
Philips Semiconductors
Product specification
SC28L92
3.3V–5.0V Dual Universal Asynchronous
Receiver/Transmitter (DUART)
2000 Jan 21
35
thus, called RTSAN for RxA and RTSBN for RxB. RTSAN is on pin
OP0 and RTSBN is on OP1. A receiver’s RTS output will usually be
connected to the CTS input of the associated transmitter. Therefore,
one could say that RTS and CTS are different ends of the same
wire!
MR2(4) is the bit that allows the transmitter to be controlled by the
CTS pin (IP0 or IP1). When this bit is set to one AND the CTS input
is driven high, the transmitter will stop sending data at the end of the
present character being serialized. It is usually the RTS output of
the receiver that will be connected to the transmitter’s CTS input.
The receiver will set RTS high when the receiver FIFO is full AND
the start bit of the ninth or 17th character is sensed. Transmission
then stops with nine or 17 valid characters in the receiver. When
MR2(4) is set to one, CTSN must be at zero for the transmitter to
operate. If MR2(4) is set to zero, the IP pin will have no effect on
the operation of the transmitter. MR1(7) is the bit that allows the
receiver to control OP0. When OP0 (or OP1) is controlled by the
receiver, the meaning of that pin will be.
RESETN
tRES
SD00696
RESETN
tRES
80XXX Mode
68XXX Mode
Figure 4. Reset Timing
A0–A3
CEN
tAS
tCS
tCH
RDN
tRW
tRWD
D0–D7
(READ)
tDD
tDF
FLOAT
FLOAT
VALID
NOT
VALID
WDN
tRWD
VALID
D0–D7
(WRITE)
tDS
tDH
tAH
SD00087
Figure 5. Bus Timing (80XXX mode)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com