전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STPMIC25BPQR 데이터시트(PDF) 52 Page - STMicroelectronics

부품명 STPMIC25BPQR
상세설명  Highly integrated power management IC for microprocessor units
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STPMIC25BPQR 데이터시트(HTML) 52 Page - STMicroelectronics

Back Button STPMIC25BPQR Datasheet HTML 48Page - STMicroelectronics STPMIC25BPQR Datasheet HTML 49Page - STMicroelectronics STPMIC25BPQR Datasheet HTML 50Page - STMicroelectronics STPMIC25BPQR Datasheet HTML 51Page - STMicroelectronics STPMIC25BPQR Datasheet HTML 52Page - STMicroelectronics STPMIC25BPQR Datasheet HTML 53Page - STMicroelectronics STPMIC25BPQR Datasheet HTML 54Page - STMicroelectronics STPMIC25BPQR Datasheet HTML 55Page - STMicroelectronics STPMIC25BPQR Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 145 page
background image
5.4.6.2
Regulator independent reset detailed behaviors (PWRCTRL_RST)
The independent reset feature is controlled from a PWRCTRLx input pin (PWRCTRL_SRC[1:0]) and it is enabled
by setting the PWRCTRL_RST bit. This feature allows a regulator to reset to its default NVM value from an AP
hardware signal “on the fly” (which cannot be done by I2C access).
When the PWRCTRLx input pin is active, regulator xxx is forced into OFF mode. xxx_MAIN_CR and xxx_ALT_CR
registers are both reset to default value (NVM default value is reloaded in both registers from the related NVM
shadow register).
When the PWRCTRLx input pin is inactive, regulator xxx is controlled from xxx_MAIN_CR register content.
Figure 16 provides an example to illustrate Section 5.4.6.2 using the PWRCTRL3 to control the LDO2
independent reset.
Assumptions and settings for the Figure 17 example:
LDO2 reset value (from the NVM):
•
LDO2_MAIN_CR[VOUT] = 2.9 V
•
LDO2_MAIN_CR[EN] = 1
Software settings:
PWRCTRL3_POL = 0; // PWRCTRL3 active low = bypass
// LDO2 settings
LDO2_PWRCTRL_CR[PWRCTRL_SEL[1:0]] = 3; // PWRCTRL3 as LDO2 control source
LDO2_PWRCTRL_CR[PWRCTRL_DLY_H[1:0]] = 0; // no delay on PWRCTRL3 going high for LDO2
LDO2_PWRCTRL_CR[PWRCTRL_DLY_L[1:0]] = 0; // no delay on PWRCTRL3 going low for LDO2
LDO2_PWRCTRL_CR[PWRCTRL_RST] = 1; // enable the PWRCTRL3 input to control LDO2 independent reset
Figure 17. Regulator independent reset behaviors example
PWRCTRL3
LDO2
LDO2OUT
software disable
LDO2 and set vout
to 1.8 V
2.9 V
0 V
LDO2_MAIN_CR:
Vout = 1.8V
EN = 0
LDO2_MAIN_CR:
Vout = 2.9V
EN = 1
Crash:
the AP asserts
PWRCTRL3 for 3 ms
>3 ms
software set vout
to 3.3 V
LDO2_MAIN_CR:
Vout = 3.3V
EN = 1
2.9 V
3.3 V
Crash:
the AP asserts
PWRCTRL3 for 3 ms
>3 ms
LDO2_MAIN_CR:
Vout = 2.9V
EN = 1
2.9 V
christophe belet
ST Microelectronics
LDO2_MAIN_CR:
Vout = 2.9V
EN = 1
STPMIC25
Feature descriptions
DS14278 - Rev 3
page 52/145



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com