전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TLS820D2ELVSE 데이터시트(PDF) 7 Page - Infineon Technologies AG

부품명 TLS820D2ELVSE
상세설명  Low dropout linear voltage regulator
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INFINEON [Infineon Technologies AG]
홈페이지  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLS820D2ELVSE 데이터시트(HTML) 7 Page - Infineon Technologies AG

Back Button TLS820D2ELVSE Datasheet HTML 3Page - Infineon Technologies AG TLS820D2ELVSE Datasheet HTML 4Page - Infineon Technologies AG TLS820D2ELVSE Datasheet HTML 5Page - Infineon Technologies AG TLS820D2ELVSE Datasheet HTML 6Page - Infineon Technologies AG TLS820D2ELVSE Datasheet HTML 7Page - Infineon Technologies AG TLS820D2ELVSE Datasheet HTML 8Page - Infineon Technologies AG TLS820D2ELVSE Datasheet HTML 9Page - Infineon Technologies AG TLS820D2ELVSE Datasheet HTML 10Page - Infineon Technologies AG TLS820D2ELVSE Datasheet HTML 11Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 33 page
background image
Datasheet
7
Rev. 1.0
2020-07-27
OPTIREG™ linear TLS820D2ELVSE
Low dropout linear voltage regulator
General product characteristics
3
General product characteristics
3.1
Absolute maximum ratings
Notes
1. Exceeding the absolute max ratings may cause permanent damage to the device and affects the device’s
reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the
data sheet. Fault conditions are considered as operation outside the normal operating range. Protection
functions are not designed for continuous repetitive operation.
Table 1
Absolute maximum ratings1)
Tj = -40°C to 150°C; all voltages with respect to ground (unless otherwise specified)
1) Not subject to production test, specified by design.
Parameter
Symbol
Values
Unit Note or
Test Condition
Number
Min.
Typ. Max.
Input I, enable EN
Voltage
VI, VEN
-0.3
–
45
V
–
P_3.1.1
Output Q, reset output RO
Voltage
VQ, VRO
-0.3
–
7
V
–
P_3.1.2
Select SEL
voltage
VSEL
-0.3
–
7
V
–
P_3.1.3
Reset delay D, reset adjust RADJ
Voltage
VD, VRADJ
-0.3
–
7
V
–
P_3.1.4
Temperatures
Junction temperature
Tj
-40
–
150
°C
–
P_3.1.5
Storage temperature
Tstg
-55
–
150
°C
–
P_3.1.6
ESD absorption
ESD susceptibility
VESD,HBM
-2
–
2
kV
Human Body
Model (HBM)2)
2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 kΩ, 100 pF)
P_3.1.7
ESD susceptibility
VESD,CDM
-750
–
750
V
Charged Device
Model (CDM)3)
at all pins
3) ESD susceptibility, Charged Device Model “CDM” ESDA STM5.3.1 or ANSI/ESD S.5.3.1
P_3.1.8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com