| 전자부품 데이터시트 검색엔진 |
|
TLS820D2ELVSE 데이터시트(PDF) 2 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLS820D2ELVSE 데이터시트(HTML) 2 Page - Infineon Technologies AG |
|
2 / 33 page ![]() Datasheet 2 Rev.1.0 2020-07-27 OPTIREG™ linear TLS820D2ELVSE Low dropout linear voltage regulator The device can be switched on and off by the enable feature. The output voltage of the TLS820D2ELVSE can be selected between 5 V and 3.3 V by connecting the SEL pin to VQ or GND. When the SEL pin is connected to VQ, the regulator’s output is set to 5 V; when the SEL pin is connected to GND, the regulator’s output is set to 3.3 V. The reset feature supervises the output voltage, including undervoltage reset, delayed reset at power-on and an adjustable lower reset threshold. Internal protection features such as output current limitation and overtemperature shutdown, protect the device from immediate damage caused by failure such as output shorted to GND, overcurrent or overtemperature conditions. External components An input capacitor CI is recommended to compensate for line influences. The output capacitor CQ is necessary for the stability of the regulating circuit. The TLS820D2ELVSE is designed to be stable with low ESR ceramic capacitors. Type Package Marking TLS820D2ELVSE PG-SSOP-14 820D2VSE |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |