| 전자부품 데이터시트 검색엔진 |
|
24LCS21-/P 데이터시트(PDF) 12 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
24LCS21-/P 데이터시트(HTML) 12 Page - Microchip Technology |
|
12 / 24 page ![]() 24LCS21 DS21127F-page 12 © 2005 Microchip Technology Inc. FIGURE 7-2: RANDOM READ 7.3 Sequential Read Sequential reads are initiated in the same way as a random read except that after the 24LCS21 transmits the first data byte, the master issues an acknowledge as opposed to a Stop condition in a random read. This directs the 24LCS21 to transmit the next sequentially addressed 8-bit word (Figure 8-1). To provide sequential reads, the 24LCS21 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. 7.4 Noise Protection The 24LCS21 employs a VCC threshold detector circuit which disables the internal erase/write logic if the VCC is below 1.5 volts at nominal conditions. The SDA, SCL and VCLK inputs have Schmitt Trigger and filter circuits which suppress noise spikes to assure proper device operation, even on a noisy bus. Bus Activity Master SDA Line Bus Activity Control Byte Word Address Data n A C K S T A R T N O S T A R Control Byte A C K A C K A C K SS T P S T O P 10 1 0 0 0 00 0 0 0 0 01 1 1 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |