| 전자부품 데이터시트 검색엔진 |
|
TSA1204 데이터시트(PDF) 6 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TSA1204 데이터시트(HTML) 6 Page - STMicroelectronics |
|
6 / 31 page ![]() Dynamic characteristics TSA1204 6/31 3 Dynamic characteristics Dynamic characteristics are measured at AVCC = DVCC = VCCB = 2.5 V, FS= 20 Msps, Fin=10.5 MHz, Vin@ -1 dBFS, VREFP=1.0 V, VREFM=0 V and Tamb = 25° C (unless otherwise specified). 4 Timing characteristics Timing characteristics are measured at AVCC = DVCC = VCCB = 2.5 V, FS= 20 Msps, Fin=10.5 MHz, Vin@ -1 dBFS, VREFP=1.0 V, VREFM=0 V and Tamb = 25° C (unless otherwise specified). Table 2. Dynamic characteristics Symbol Parameter Test conditions Min Typ Max Unit SFDR Spurious free dynamic range -81.5 -71.0 dBc SNR Signal to noise ratio 66.9 68.5 dB THD Total harmonics distortion -80 -70 dBc SINAD Signal to noise and distortion ratio 64.8 68 dB ENOB Effective number of bits 10.6 11.2 bits Table 3. Timing characteristics Symbol Parameter Test conditions Min Typ Max Unit FS Sampling frequency 0.5 20 MHz DC Clock duty cycle 45 50 55 % TC1 Clock pulse width (high) 22.5 25 ns TC2 Clock pulse width (low) 22.5 25 ns Tod Data output delay (clock edge to data valid) 10 pF load capacitance 9ns Tpd I Data pipeline delay for channel I 7 cycle s Tpd Q Data pipeline delay for channel Q 7.5 cycle s Ton Falling edge of OEB to digital output valid data 1ns Toff Rising edge of OEB to digital output tri-state 1ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |