전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TDA9321 데이터시트(PDF) 29 Page - NXP Semiconductors

부품명 TDA9321
상세설명  I2C-bus controlled TV input processor
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA9321 데이터시트(HTML) 29 Page - NXP Semiconductors

Back Button TDA9321 Datasheet HTML 25Page - NXP Semiconductors TDA9321 Datasheet HTML 26Page - NXP Semiconductors TDA9321 Datasheet HTML 27Page - NXP Semiconductors TDA9321 Datasheet HTML 28Page - NXP Semiconductors TDA9321 Datasheet HTML 29Page - NXP Semiconductors TDA9321 Datasheet HTML 30Page - NXP Semiconductors TDA9321 Datasheet HTML 31Page - NXP Semiconductors TDA9321 Datasheet HTML 32Page - NXP Semiconductors TDA9321 Datasheet HTML 33Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 44 page
background image
1998 Dec 16
29
Philips Semiconductors
Preliminary specification
I2C-bus controlled TV input processor
TDA9321H
HORIZONTAL OSCILLATOR
ffr
free-running frequency
−
15625
−
Hz
∆f
fr
spread on free-running
frequency
−−
±2%
∆f/∆VP
frequency dependency with
respect to the supply voltage
VP = 8.0 V ±10%; note 6
−
0.2
0.5
%
∆f/T
frequency variation with
temperature
Tamb = 0 to 70 °C; note 6
−−
80
Hz
FIRST CONTROL LOOP (PIN PH1LF); note 33
fhr(PLL)
PLL holding range
−±0.9
±1.2
kHz
fcr(PLL)
PLL catching range
note 6
±0.6
±0.9
−
kHz
S/N
signal-to-noise ratio
for the video input signal
at which the time
constant is switched
15
17
19
dB
hyssw
hysteresis at the switching point
2
3
4
dB
σϕ
sigma value of phase jitter
in automatic mode;
±3 σ−
−
5ns
HORIZONTAL PULSE OUTPUT AND CLAMP PULSE INPUT/OUTPUT (PIN HA/CLP)
Switched to HA output (bit HO = 1)
VOH
HIGH-level output voltage
Io(source) = 2 mA
4.0
5.0
5.5
V
VOL
LOW-level output voltage
Io(sink) = 2mA
−
0.2
0.4
V
Io(sink)
output sink current
2
−−
mA
Io(source)
output source current
2
−−
mA
tW
pulse width
at nominal horizontal
frequency
4.6
4.7
4.8
µs
td
delay between mid sync of input
and mid HA pulse
note 30
0.3
0.45
0.6
µs
Switched to CLP output (bit HO = 0)
tW
pulse width
at nominal horizontal
frequency
3.5
3.6
3.7
µs
td1
delay between start of CLP
pulse to start of black set-up
bit HD = 1 or
bit MACP = 1;
bits YD3 to YD0 = 1011;
at nominal horizontal
frequency
5.2
5.3
5.4
µs
td2
delay between mid sync of input
and start CLP pulse
note 30
3.0
3.2
3.4
µs
Switched to CLP input (bit ECL = 1)
VIL
LOW-level input voltage
0
−
0.6
V
VIH
HIGH-level input voltage
2.4
−
5.5
V
tW(clamp)
clamping pulse width
1.8
3.5
−µs
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com