전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TDA9840 데이터시트(PDF) 8 Page - NXP Semiconductors

부품명 TDA9840
상세설명  TV and VTR stereo/dual sound processor with digital identification and I2C-bus control
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA9840 데이터시트(HTML) 8 Page - NXP Semiconductors

Back Button TDA9840 Datasheet HTML 4Page - NXP Semiconductors TDA9840 Datasheet HTML 5Page - NXP Semiconductors TDA9840 Datasheet HTML 6Page - NXP Semiconductors TDA9840 Datasheet HTML 7Page - NXP Semiconductors TDA9840 Datasheet HTML 8Page - NXP Semiconductors TDA9840 Datasheet HTML 9Page - NXP Semiconductors TDA9840 Datasheet HTML 10Page - NXP Semiconductors TDA9840 Datasheet HTML 11Page - NXP Semiconductors TDA9840 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
1998 Jul 03
8
Philips Semiconductors
Product specification
TV and VTR stereo/dual sound processor
with digital identification and I2C-bus control
TDA9840
Power supply
The different supply voltages and currents required for the
analog and digital circuits are derived from an internal
band-gap reference circuit. The AF reference voltage is
1
⁄2VP. For a fast setting to 1⁄2VP an internal start-up circuit
is added. A good ripple rejection is achieved with the
external capacitor Cref = 100 µF/16 V in conjunction with
the high ohmic input of the 1
⁄2VP pin (pin 6). Additional
DC-load on this pin is prohibited.
Power-on reset
When a power-on reset is activated by switching on the
supply voltage or because of a supply voltage breakdown,
the 117/274 Hz DPLL, the 117/274 Hz integrator and the
registers will be reset. Both AF channels
(Main and SCART) are muted.
Fast mode / test mode
The TDA9840 has a fast mode (test mode) to reduce the
integration time of the 117/274 Hz integrator from
approximately 1 to 0.5 s.
ESD protection
All pins are ESD protected. The protection circuits
represent the latest state of the art.
Internal circuit
The internal pin loading diagram is given in Fig.7.
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
Note
1. Charge device model class B: discharging a 200 pF capacitor through a 0
Ω series resistor.
THERMAL CHARACTERISTICS
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
VP
supply voltage (pin 18)
−0.3
10
V
Vi
voltage at pins 1 and 20
−0.3
5.5
V
Vi
voltage at pins 2 to 15, 17 and 19
−0.3
VP
V
Tstg
storage temperature
−25
+150
°C
Tamb
operating ambient temperature
0
+70
°C
Vesd
electrostatic handling for all pins
note 1
−±300
V
SYMBOL
PARAMETER
VALUE
UNIT
Rth j-a
thermal resistance from junction to ambient in free air
DIP20
73
K/W
SO20
90
K/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com