전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PIC18F44J10-E/ML 데이터시트(PDF) 251 Page - Microchip Technology

부품명 PIC18F44J10-E/ML
상세설명  28/40/44-Pin High-Performance RISC Microcontrollers with nanoWatt Technology
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F44J10-E/ML 데이터시트(HTML) 251 Page - Microchip Technology

Back Button PIC18F44J10-E/ML Datasheet HTML 247Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 248Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 249Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 250Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 251Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 252Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 253Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 254Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 255Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 251 / 358 page
background image
© 2007 Microchip Technology Inc.
Preliminary
DS39682C-page 249
PIC18F45J10 FAMILY
ANDWF
AND W with f
Syntax:
ANDWF
f {,d {,a}}
Operands:
0
≤ f ≤ 255
d
∈ [0,1]
a
∈ [0,1]
Operation:
(W) .AND. (f)
→ dest
Status Affected:
N, Z
Encoding:
0001
01da
ffff
ffff
Description:
The contents of W are ANDed with
register ‘f’. If ‘d’ is ‘0’, the result is stored
in W. If ‘d’ is ‘1’, the result is stored back
in register ‘f’ (default).
If ‘a’ is ‘0’, the Access Bank is selected.
If ‘a’ is ‘1’, the BSR is used to select the
GPR bank (default).
If ‘a’ is ‘0’ and the extended instruction
set is enabled, this instruction operates
in Indexed Literal Offset Addressing
mode whenever f
≤ 95 (5Fh). See
Section 21.2.3 “Byte-Oriented and
Bit-Oriented Instructions in Indexed
Literal Offset Mode” for details.
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read
register ‘f’
Process
Data
Write to
destination
Example:
ANDWF
REG,
0, 0
Before Instruction
W
=
17h
REG
=
C2h
After Instruction
W
=
02h
REG
=
C2h
BC
Branch if Carry
Syntax:
BC
n
Operands:
-128
≤ n ≤ 127
Operation:
if Carry bit is ‘1’
(PC) + 2 + 2n
→ PC
Status Affected:
None
Encoding:
1110
0010
nnnn
nnnn
Description:
If the Carry bit is ‘1’, then the program
will branch.
The 2’s complement number ‘2n’ is
added to the PC. Since the PC will have
incremented to fetch the next
instruction, the new address will be
PC + 2 + 2n. This instruction is then a
two-cycle instruction.
Words:
1
Cycles:
1(2)
Q Cycle Activity:
If Jump:
Q1
Q2
Q3
Q4
Decode
Read literal
‘n’
Process
Data
Write to PC
No
operation
No
operation
No
operation
No
operation
If No Jump:
Q1
Q2
Q3
Q4
Decode
Read literal
‘n’
Process
Data
No
operation
Example:
HERE
BC
5
Before Instruction
PC
=
address (HERE)
After Instruction
If Carry
=
1;
PC
=
address (HERE + 12)
If Carry
=
0;
PC
=
address (HERE + 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com