전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PIC18F44J10-E/ML 데이터시트(PDF) 315 Page - Microchip Technology

부품명 PIC18F44J10-E/ML
상세설명  28/40/44-Pin High-Performance RISC Microcontrollers with nanoWatt Technology
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F44J10-E/ML 데이터시트(HTML) 315 Page - Microchip Technology

Back Button PIC18F44J10-E/ML Datasheet HTML 311Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 312Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 313Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 314Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 315Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 316Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 317Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 318Page - Microchip Technology PIC18F44J10-E/ML Datasheet HTML 319Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 315 / 358 page
background image
© 2007 Microchip Technology Inc.
Preliminary
DS39682C-page 313
PIC18F45J10 FAMILY
FIGURE 23-5:
CLKO AND I/O TIMING
TABLE 23-9:
CLKO AND I/O TIMING REQUIREMENTS
Note:
Refer to Figure 23-3 for load conditions.
OSC1
CLKO
I/O pin
(Input)
I/O pin
(Output)
Q4
Q1
Q2
Q3
10
13
14
17
20, 21
19
18
15
11
12
16
Old Value
New Value
Param
No.
Symbol
Characteristic
Min
Typ
Max
Units Conditions
10
TOSH2CKLOSC1
↑ to CLKO ↓
—
75
200
ns
11
TOSH2CKHOSC1
↑ to CLKO ↑
—
75
200
ns
12
TCKR
CLKO Rise Time
—
15
30
ns
13
TCKF
CLKO Fall Time
—
15
30
ns
14
TCKL2IOVCLKO
↓ to Port Out Valid
—
—
0.5 TCY + 20
ns
15
TIOV2CKH Port In Valid before CLKO
↑
0.25 TCY + 25
—
—
ns
16
TCKH2IOI
Port In Hold after CLKO
↑
0—
—
ns
17
TOSH2IOVOSC1
↑ (Q1 cycle) to Port Out Valid
—
50
150
ns
18
TOSH2IOIOSC1
↑ (Q2 cycle) to Port Input Invalid
(I/O in hold time)
100
—
—
ns
18A
200
—
—
ns
19
TIOV2OSH Port Input Valid to OSC1
↑
(I/O in setup time)
0—
—
ns
20
TIOR
Port Output Rise Time
—
TBD
6
ns
21
TIOF
Port Output Fall Time
—
TBD
5
ns
22†
TINP
INT pin High or Low Time
TCY
——
ns
23†
TRBP
RB7:RB4 Change INT High or Low Time
TCY
——
ns
Legend: TBD = To Be Determined
† These parameters are asynchronous events not related to any internal clock edges.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com