| 전자부품 데이터시트 검색엔진 |
|
PIC16F010-E/MCSQTP 데이터시트(PDF) 58 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F010-E/MCSQTP 데이터시트(HTML) 58 Page - Microchip Technology |
|
58 / 116 page ![]() PIC12F510/16F506 DS41268C-page 56 Preliminary © 2007 Microchip Technology Inc. REGISTER 10-1: CONFIG: CONFIGURATION WORD REGISTER (PIC12F510) — — — — — — — — bit 15 bit 8 — — IOSCFS MCLRE CP WDTE FOSC1 FOSC0 bit 7 bit 0 bit 15-6 Unimplemented: Read as ‘1’ bit 5 IOSCFS: Internal Oscillator Frequency Select bit 1 = 8 MHz INTOSC speed 0 = 4 MHz INTOSC speed bit 4 MCLRE: Master Clear Enable bit 1 = GP3/MCLR pin functions as MCLR 0 = GP3/MCLR pin functions as GP3, MCLR internally tied to VDD bit 3 CP: Code Protection bit 1 = Code protection off 0 = Code protection on bit 2 WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0 FOSC<1:0>: Oscillator Selection bits 00 = LP oscillator with 18 ms DRT 01 = XT oscillator with 18 ms DRT 10 = INTOSC with 1.125 ms DRT(1), (2) 11 = EXTRC with 1.125 ms DRT(1), (2) Note 1: Refer to the “PIC12F510 Memory Programming Specification”, DS41257 to determine how to access the Configuration Word. 2: It is the responsibility of the application designer to ensure the use of the 1.125 ms (nominal) DRT will result in acceptable operation. Refer to Electrical Specifications for VDD rise time and stability requirements for this mode of operation. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |