 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
CS8420-CSZ 데이터시트(PDF) 90 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8420-CSZ 데이터시트(HTML) 90 Page - Cirrus Logic |
|
|
90 / 94 page  90 DS245F4 CS8420 16.3.4 Jitter Tolerance Shown in Figure 43 is the Receiver Jitter Tolerance template as illustrated in the AES3 and IEC60958-4 specification. CS8420 parts used with the appropriate external PLL component values (as noted in Table 19) have been tested to pass this template. 16.3.5 Jitter Attenuation Shown in Figure 44 and Figure 45 are jitter attenuation plots for the various revisions of the CS8420 when used with the appropriate external PLL component values (as noted in Table 19). The AES3 and IEC60958-4 specifications do not have allowances for locking to sample rates less than 32 kHz or for lock- ing to the ILRCK input. These specifications state a maximum of 2 dB jitter gain or peaking. Figure 43. Jitter Tolerance Template 10 −1 10 0 10 1 10 2 10 3 10 4 10 5 −20 −15 −10 −5 0 5 Jitter Frequency (Hz) 10 −1 10 0 10 1 10 2 10 3 10 4 10 5 −25 −20 −15 −10 −5 0 5 Jitter Frequency (Hz) Figure 44. Revision D Jitter Attenuation Figure 45. Revision D1 Jitter Attenuation |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
