PM7366-PI datasheet(135/286 Pages) PMC

135 / 286 page

RELEASED

PM7366 FREEDM-8

DATA SHEET

PMC-1970930

ISSUE 4

FRAME ENGINE AND DATA LINK MANAGER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

122

Bit

Type

Function

Default

Bit 31 to

Bit 16

Unused

XXXXH

Bit 15

R/W

7BIT

Bit 14

R/W

PRIORITY

Bit 13

R/W

INVERT

Bit 12

Unused

Bit 11

Unused

Bit 10

Unused

Bit 9

R/W

OFFSET[1]

Bit 8

R/W

OFFSET[0]

Bit 7

Unused

Bit 6

Unused

Bit 5

Unused

Bit 4

Unused[

Bit 3

Unused

Bit 2

R/W

XFER[2]

Bit 1

R/W

XFER[1]

Bit 0

R/W

XFER[0]

This register contains data read from the channel provision RAM after an indirect read operation

or data to be inserted into the channel provision RAM in an indirect write operation.

Note

This register is not byte addressable. Writing to this register modifies all the bits in the register.

Byte selection using byte enable signals (CBEB[3:0]) are not implemented. However, when all

four byte enables are negated, no access is made to this register.

XFER[2:0]:

The indirect channel transfer size (XFER[2:0]) configures the amount of data transferred in

each transaction. The channel transfer size to be written to the channel provision RAM, in an

indirect write operation, must be set up in this register before triggering the write. When the

channel FIFO depth reaches the depth specified by XFER[2:0] or when an end-of-packet

PM7366-PI 데이터시트(PDF) 135 Page - PMC-Sierra, Inc

PM7366-PI 데이터시트(HTML) 135 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL