PM7366-PI datasheet(187/286 Pages) PMC

187 / 286 page

RELEASED

PM7366 FREEDM-8

DATA SHEET

PMC-1970930

ISSUE 4

FRAME ENGINE AND DATA LINK MANAGER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

174

Bit

Type

Function

Default

Bit 31 to

Bit 16

Unused

XXXXH

Bit 15

R/W

PROV

Bit 14

R/W

CRC[1]

Bit 13

R/W

CRC[0]

Bit 12

R/W

IDLE

Bit 11

R/W

DELIN

Bit 10

Unused

Bit 9

Unused

Bit 8

FPTR[8]

Bit 7

FPTR[7]

Bit 6

FPTR[6]

Bit 5

FPTR[5]

Bit 4

FPTR[4]

Bit 3

FPTR[3]

Bit 2

FPTR[2]

Bit 1

FPTR[1]

Bit 0

FPTR[0]

This register contains data read from the channel provision RAM after an indirect channel read

operation or data to be inserted into the channel provision RAM in an indirect channel write

operation.

Note

This register is not byte addressable. Writing to this register modifies all the bits in the register.

Byte selection using byte enable signals (CBEB[3:0]) are not implemented. However, when all

four byte enables are negated, no access is made to this register.

FPTR[8:0]:

The indirect FIFO block pointer (FPTR[8:0]) informs the partial packet buffer processor the

circular linked list of blocks to use for a FIFO for the channel. The FIFO pointer to be written

to the channel provision RAM, in an indirect write operation, must be set up in this register

PM7366-PI 데이터시트(PDF) 187 Page - PMC-Sierra, Inc

PM7366-PI 데이터시트(HTML) 187 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL