| 전자부품 데이터시트 검색엔진 |
|
CSG14K_CSG8K 데이터시트(PDF) 71 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
CSG14K_CSG8K 데이터시트(HTML) 71 Page - OSRAM GmbH |
|
71 / 114 page ![]() Document Feedback CSG14K_CSG8K Functional Description Datasheet • PUBLIC DS000571 • v2-01 • 2023-Feb-10 113 │ 70 Figure 80: Release Soft Reset Sequence # Register Bank Address Value 1 CMD_REGS 0 6 1 2 EN_CLK_MAIN 0 90 1 3 - - 1 1 4 - 3 96 241 5 - - 1 0 6 - 3 96 243 7 EN_ADC_RST_N 1 101 1 8 EN_CLK_ADC 1 100 1 Assert Soft Reset To return the sensor to the soft reset state, the following register uploads need to be applied. Figure 81: Assert Soft Reset Sequence # Register Bank Address Value 1 CMD_REGS 0 6 0 2 EN_CLK_MAIN 0 90 0 3 - - 1 1 4 - 3 96 240 5 - - 1 0 6 - 3 96 240 7 EN_ADC_RST_N 1 101 0 8 EN_CLK_ADC 1 100 0 Asserting the soft reset does not affect the PLL. However, internal clock generation and distribution are disabled when the soft reset is asserted. The soft reset has to be released again before any frames can be grabbed. Attention Asserting the soft reset stops the output drivers. Any phase alignment done by the external system is lost and should be redone when the soft reset is released. Set ROI Refer to section 7.5.3 for details on configuring the vertical ROI. Refer to section 7.5.4 for details on configuring the horizontal ROI. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |