| 전자부품 데이터시트 검색엔진 |
|
ST72F321AR 데이터시트(PDF) 147 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72F321AR 데이터시트(HTML) 147 Page - STMicroelectronics |
|
147 / 189 page ![]() ST72321 147/189 12.5 CLOCK AND TIMING CHARACTERISTICS Subject to general operating conditions for VDD, fCPU, and TA. 12.5.1 General Timings 12.5.2 External Clock Source Figure 77. Typical Application with an External Clock Source Notes: 1. Data based on typical application software. 2. Time measured between interrupt event and interrupt vector fetch. ∆t c(INST) is the number of tCPU cycles needed to finish the current instruction execution. 3. Data based on design simulation and/or technology characteristics, not tested in production. Symbol Parameter Conditions Min Typ 1) Max Unit tc(INST) Instruction cycle time 23 12 tCPU fCPU=8MHz 250 375 1500 ns tv(IT) Interrupt reaction time 2) tv(IT) = ∆tc(INST) + 10 10 22 tCPU fCPU=8MHz 1.25 2.75 µs Symbol Parameter Conditions Min Typ Max Unit VOSC1H OSC1 input pin high level voltage see Figure 77 VDD-1 VDD V VOSC1L OSC1 input pin low level voltage VSS VSS+1 tw(OSC1H) tw(OSC1L) OSC1 high or low time 3) 5 ns tr(OSC1) tf(OSC1) OSC1 rise or fall time 3) 15 IL OSC1 Input leakage current VSS≤VIN≤VDD ±1 µA OSC1 OSC2 fOSC EXTERNAL ST72XXX CLOCK SOURCE Not connected internally VOSC1L VOSC1H tr(OSC1) tf(OSC1) tw(OSC1H) tw(OSC1L) IL 90% 10% |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |