STM32G473MB datasheet(193/229 Pages) STMICROELECTRONICS

193 / 229 page

DS12712 Rev 5

193/229

STM32G473xB STM32G473xC STM32G473xE

Electrical characteristics

194

Figure 53. Quad SPI timing diagram - SDR mode

tw(CKH) Quad SPI clock high

and low time

Even division

PRESCALER [7:0]

n =0,1, 3, 5 ...

t(CK)/2

t(CK)/2+1

tw(CKL)

t(CK)/2-1

t(CK)/2

tw(CKH) Quad SPI clock high and

low time

Odd division

PRESCALER [7:0]

n =2,4, 6, 8...

(n/2)*t(CK)/(n+1)

(n/2)*t(CK)/(n+1) + 1

tw(CKL)

(n/2+1)*t(CK)/(n+1) - 1

(n/2+1)*t(CK)/(n+1)

tsr(IN)

Data input setup time on

rising edge

1.71 < VDD< 3.6 V

tsf(IN)

Data input setup time on

falling edge

1.71 < VDD< 3.6 V

thr(IN)

Data input hold time on

rising edge

1.71 < VDD< 3.6 V

thf(IN)

Data input hold time on

falling edge

1.71 < VDD< 3.6 V

tvr(OUT)

Data output valid time on

rising edge

1.71 < VDD< 3.6 V

DHHC = 0

7.5

1.71 < VDD< 3.6 V

DHHC = 1

Thclk/2

Thclk/2+1.5

tvf(OUT) Data output valid time

1.71 < VDD< 3.6 V

DHHC = 0

710

1.71 < VDD< 3.6 V

DHHC = 1

Thclk/2

Thclk/2+2

thr(OUT)

Data output hold time on

rising edge

1.71 < VDD< 3.6 V

DHHC = 0

1.71 < VDD< 3.6 V

DHHC = 1

Thclk/2+ 0.5

thf(OUT)

Data output hold time on

falling edge

1.71 < VDD< 3.6 V

DHHC = 0

1.71 < VDD< 3.6 V

DHHC = 1

Thclk/2+0.5

1. Guaranteed by characterization results.

Table 104. QUADSPI characteristics in DDR mode(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

MSv36878V1

Data output

Clock

Data input

t(CK)

tw(CKH)

tw(CKL)

tr(CK)

tf(CK)

ts(IN)

th(IN)

tv(OUT)

th(OUT)

STM32G473MB 데이터시트(PDF) 193 Page - STMicroelectronics

STM32G473MB 데이터시트(HTML) 193 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL