전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD1981BL 데이터시트(PDF) 21 Page - Analog Devices

부품명 AD1981BL
상세설명  AC ??7 SoundMAX짰 Codec
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD1981BL 데이터시트(HTML) 21 Page - Analog Devices

Back Button AD1981BL Datasheet HTML 17Page - Analog Devices AD1981BL Datasheet HTML 18Page - Analog Devices AD1981BL Datasheet HTML 19Page - Analog Devices AD1981BL Datasheet HTML 20Page - Analog Devices AD1981BL Datasheet HTML 21Page - Analog Devices AD1981BL Datasheet HTML 22Page - Analog Devices AD1981BL Datasheet HTML 23Page - Analog Devices AD1981BL Datasheet HTML 24Page - Analog Devices AD1981BL Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
REV. 0
AD1981BL
–21–
PRO
Professional. 1 indicates professional use of channel status.
0 indicates consumer.
AUD
Non-Audio. 1 indicates data is non-PCM format.
0 data is PCM.
COPY
Copyright. 1 indicates copyright is asserted.
0 copyright is not asserted.
PRE
Pre-Emphasis. 1 indicates filter pre-emphasis is 50
µs/15 µs.
0 pre-emphasis is none.
CC[6:0]
Category Code. Programmed according to IEC standards, or as appropriate.
LGeneration Level. Programmed according to IEC standards, or as appropriate.
SPSR[1:0]
SPDIF Transmit Sample Rate.
SPSR[1:0] = 00 Transmit sample rate = 44.1 kHz.
SPSR[1:0] = 01 Reserved.
SPSR[1:0] = 10 Transmit sample rate = 48 kHz (reset default).
SPSR[1:0] = 11 Not supported.
VValidity. This bit affects the validity flag (Bit 28 transmitted in each SPDIF L/R subframe) and enables the
SPDIF transmitter to maintain connection during error or mute conditions.
V = 1 Each SPDIF subframe (L + R) has Bit 28 set to 1. This tags both samples as invalid.
V = 0 Each SPDIF subframe (L + R) has Bit 28 set to 0 for valid data and 1 for invalid data (error condition).
Note that when V = 0, asserting the VFORCE bit (D15) in Register 2Ah (Ext’d Audio Stat/Ctrl) will force the
Validity flag low, marking both samples as valid.
SPDIF Control Register (Index 3Ah)
Reg
No.
Name
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Default
3Ah SPDIF
V
X
SPSR1
SPSR0
L
CC6
CC5
CC4
CC3
CC2
CC1
CC0
PRE
COPY
AUD
PRO
2000h
Control
Register 3Ah is a read/write register that controls SPDIF functionality and manages bit fields propagated as channel status (or subframe in the V case). With the
exception of V, this register should be written to only when the SPDIF transmitter is disabled (SPDIF bit in Register 2Ah is 0). This ensures that control and status
information start up correctly at the beginning of SPDIF transmission.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com