 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STVM100 데이터시트(PDF) 16 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STVM100 데이터시트(HTML) 16 Page - STMicroelectronics |
|
|
16 / 27 page  DC and AC parameters STVM100 16/27 Figure 9. Bus timing requirements sequence Table 8. AC characteristics Sym Description Test Condition(1) 1. Valid for ambient operating temperature: TA = –40 to 85°C; VDD = 3.0V to 3.6V; AVDD = 10V; OUT = 1/2AVDD; RSET = 24.9kΩ (except where noted, see Figure 9). Min Typ Max Unit fSCL SCL clock frequency 0 400 kHz tLOW Clock low period 1.3 µs tHIGH Clock high period 0.6 µs tSU:DAT Data setup time 100 ns tHD:DAT Data hold time 0 900 ns tR SDA and SCL rise time Dependent on load (see Table 6 on page 14) 20 + 0.1Cb 300 ns tF SDA and SCL fall time 300 ns tBUF Bus free time before new transmission can start 1.3 µs tDSP I2C spike rejection filter pulse width 050 ns tSU:STA Repeated start condition setup time 0.6 µs tHD:STA Repeated start condition hold time 0.6 µs tSU:STO Stop condition setup time 0.6 µs tW WRITE cycle time 100 ms AI00589 SDA P tSU:ST tSU:STA tHD:STA SR SCL tSU:DAT tF tHD:DAT tR tHIGH tLOW tHD:STA tBUF S P |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
