전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

GL843 데이터시트(PDF) 29 Page - GENESYS LOGIC

부품명 GL843
상세설명  High Speed USB 2.0 With ADF 2-in-1 Scanner Controller
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GENESYS [GENESYS LOGIC]
홈페이지  http://www.genesyslogic.com
Logo GENESYS - GENESYS LOGIC

GL843 데이터시트(HTML) 29 Page - GENESYS LOGIC

Back Button GL843 Datasheet HTML 25Page - GENESYS LOGIC GL843 Datasheet HTML 26Page - GENESYS LOGIC GL843 Datasheet HTML 27Page - GENESYS LOGIC GL843 Datasheet HTML 28Page - GENESYS LOGIC GL843 Datasheet HTML 29Page - GENESYS LOGIC GL843 Datasheet HTML 30Page - GENESYS LOGIC GL843 Datasheet HTML 31Page - GENESYS LOGIC GL843 Datasheet HTML 32Page - GENESYS LOGIC GL843 Datasheet HTML 33Page - GENESYS LOGIC Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 84 page
background image
GL843 High Speed USB2.0 With ADF 2-in-1 Scanner Controller For 3x
©2000-2006 Genesys Logic Inc. - All rights reserved.
Page 29
0
Enable clock 1 and 2 under CCD TG position as illustrated.
0 CTRLDIS
1
Disable CCD CP & RS signals under CCD TG position as illustrated.
0
Enable CCD CP & RS signals under CCD TG position as illustrated.
Offset 17h ……………………………………………..…………..……….……. Default value = 8’h14
TGMODE1 TGMODE0
TGW5
TGW4
TGW3
TGW2
TGW1
TGW0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7-6 TGMODE[1:0] To set CCD TG mode.
00
normal CCD TG type.
01
CCD TG control with dummy line.
10
CCD TG control with dummy lines for transparency scanning type.
11
reserved for ASIC simulation.
5-0 TGW[5:0]
To set CCD TG plus width (in pixel time).
Note: It cannot be programmed to logic zero.
Offset 18h ……………………………………………..…………..……..………. Default value = 8’h00
CNSET
DCKSEL1
DCKSEL0 CKTOGGLE CKDELAY1 CKDELAY0
CKSEL1
CKSEL0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7 CNSET
0
Select TG and clock to be non-Canon CIS style.
1
Select TG and clock to be Canon CIS style.
6-5 DCKSEL1[1:0] 00
Speed 1: one CCD clock per system pixel time in shifting dummy lines.
01
Speed 2: two CCD clock per system pixel time in shifting dummy lines.
10
Speed 3: three CCD clock per system pixel time in shifting dummy lines.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com