| 전자부품 데이터시트 검색엔진 |
|
GL843 데이터시트(PDF) 33 Page - GENESYS LOGIC |
|
|
|||||||||||||||||||||||||||||
GL843 데이터시트(HTML) 33 Page - GENESYS LOGIC |
|
33 / 84 page ![]() GL843 High Speed USB2.0 With ADF 2-in-1 Scanner Controller For 3x ©2000-2006 Genesys Logic Inc. - All rights reserved. Page 33 If VALIDWORD < buffer condition, then the scanner will re-start to scan. Following are the units of this register under various SDRAM size. 16M bits SDRAM : 4k words 64M bits SDRAM : 16k words 128M bits SDRAM : 32K words 256M bits SDRAM : 64K words 512M bits SDRAM : 128K words Offset 21h ……..……………………………………..…………..….…..…….…. Default value = 8’h00 STEPNO7 STEPNO6 STEPNO5 STEPNO4 STEPNO3 STEPNO2 STEPNO1 STEPNO0 R/W R/W R/W R/W R/W R/W R/W R/W 7-0 STEPNO[7:0] Steps number of “table one” for the acceleration/deceleration of scanning moving. Please refer to section 6.19 and the descriptions of Reg24 & Reg6A. Note: 1.It cannot be programmed to logic zero. 2.it can be multiplied by2* STEPTIM Offset 22h ……..……………………………………..…………..….…..…….…. Default value = 8’h00 FWDSTEP7 FWDSTEP6 FWDSTEP5 FWDSTEP4 FWDSTEP3 FWDSTEP2 FWDSTEP1 FWDSTEP0 R/W R/W R/W R/W R/W R/W R/W R/W 7-0 FWDSTEP[7:0] Steps number for forward moving when buffer condition is met. Please refer to section 6.19 and the descriptions of Reg20 & Reg24. Note: 1.It cannot be programmed to logic zero. 2.it can be multiplied by2* STEPTIM Offset 23h ……..……………………………………..…………..….…..…….…. Default value = 8’h00 BWDSTEP7 BWDSTEP6 BWDSTEP5 BWDSTEP4 BWDSTEP3 BWDSTEP2 BWDSTEP1 BWDSTEP0 R/W R/W R/W R/W R/W R/W R/W R/W 7-0 BWDSTEP[7:0] Steps number for backward moving when image buffer is full. Please refer to section 6.19 and the descriptions of Reg24. Note: 1.It cannot be programmed to logic zero. 2.it can be multiplied by2* STEPTIM Offset 24h ……..……………………………………..…………..….…..…….…. Default value = 8’h00 FASTNO7 FASTNO6 FASTNO5 FASTNO4 FASTNO3 FASTNO2 FASTNO1 FASTNO0 R/W R/W R/W R/W R/W R/W R/W R/W 7-0 FASTNO[7:0] Steps number of “table two” for the acceleration/deceleration when image buffer is full. Please refer to section 6.19 and the descriptions of Reg20. Note: It cannot be programmed to logic zero. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |