MPC8280 datasheet(314/1386 Pages) FREESCALE

314 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

9-6

Freescale Semiconductor

•

PCI agent mode capabilities which include the ability to configure from a remote host

•

Address translation units for address mapping between host and agent.

Efforts were made to keep the terminology in this chapter consistent with the PCI Specification, revision

2.2, and other PCI documentation; therefore, the terms found in Table 9-1 may differ from most

documentation for processors that implement the PowerPC architecture (for example, architecture

specification or reference manuals).

NOTE: PCI Bridge Signal Naming

PCI bridge signals are defined in most cases with the prefix “PCI_” (for

example, PCI_IRDY—see Figure 6-1). In this chapter, however, the prefix

is not used. For descriptions of PCI bridge signals, refer to Chapter 6,

“External Signals.”

9.9.1

PCI Interface Operation

The following sections discuss the operation of the PCI bus.

9.9.1.1

Bus Commands

PCI bus commands indicate the type of transaction occurring on the bus. These commands are encoded on

PCI_C/BE[3-0] during the address phase of the transaction. PCI bus commands are described in Table 9-2.

Table 9-1. PCI Terminology

Term

Definition

LSB/Lower order

Represents bit 0 or the bits closest to the LSB

MSB/High order

Represents bit 31 or the bits closest to the MSB

Byte

Represents 8 bits of information

Word

Represents 16 bits or 2 bytes

Double word

Represents 32 bits or 2 words or 4 bytes

Quad word

Represents 64 bits or 2 double-words or 4 words or 8 bytes

Beat

Represents any valid data during a data transfer

Burst

Represents any 1 or more beat transfers

Edge/Clock edge

Represents the rising edge of the PCI clock

Cycle/Clock cycle

Represents the time period between clock edges

Asserted/negated

Represents the globally visible state of the signal on the clock edge

Address phase

Represents the first clock cycle where FRAME is asserted

Data phase(s)

Represents the clock cycle(s) where IRDY and TRDY are asserted

MPC8280 데이터시트(PDF) 314 Page - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 314 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL