MPC8280 datasheet(318/1386 Pages) FREESCALE

318 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

9-10

Freescale Semiconductor

A read transaction starts when FRAME is asserted for the first time and the PCI_C/BE[3-0] signals

indicate a read command. Figure 9-3 shows an example of a single beat read transaction.

Figure 9-3. Single Beat Read Example

Figure 9-4 shows an example of a burst read transaction.

Figure 9-4. Burst Read Example

During the turnaround-cycle following the address phase, the PCI_C/BE[3-0] signals indicate which byte

lanes are involved in the data phase. The turnaround-cycle must be enforced by the target with the TRDY

signal if using fast DEVSEL assertion. The earliest the target can provide valid data is one cycle after the

turnaround-cycle. The target must drive the AD[31-0] signals when DEVSEL is asserted.

The data phase completes when data is transferred, which occurs when both IRDY and TRDY are asserted

on the same clock edge. When either is negated a wait cycle is inserted and no data is transferred. To

indicate the last data phase IRDY must be asserted when FRAME is negated.

A write transaction starts when FRAME is asserted for the first time and the PCI_C/BE[3-0] signals

indicate a write command. Figure 9-5 shows an example of a single beat write transaction.

ADDR

CMD

BYTE ENABLES

PCI_CLK

AD[31:0]

PCI_C/BE[3:0]

FRAME

IRDY

DEVSEL

TRDY

DATA

ADDR

CMD

PCI_CLK

AD[31:0]

PCI_C/BE[3:0]

FRAME

IRDY

DEVSEL

TRDY

DATA2

DATA1

BYTE ENABLES 2

BYTE ENABLES 1

MPC8280 데이터시트(PDF) 318 Page - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 318 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL