 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MPC8280 데이터시트(PDF) 528 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8280 데이터시트(HTML) 528 Page - Freescale Semiconductor, Inc |
|
|
528 / 1386 page  Secondary (L2) Cache Support MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 12-2 Freescale Semiconductor Figure 12-1 shows a MPC8280 connected to a MPC2605 integrated L2 cache in copy-back mode. Figure 12-1. L2 Cache in Copy-Back Mode 12.1.2 Write-Through Mode In write-through mode, cacheable write operations are performed to both the L2 cache and to main memory. Since every cacheable write operation goes to the L2 cache and to main memory, write operation latency is the same as an ordinary memory write transaction. In write-through mode, cacheable read operations that hit in the L2 cache are serviced from the L2 cache without requiring a memory transaction BR DBG TS, TT[0–4], TBST, TSIZ[1–3] A[0–31] CI, WT, GBL, TA, DBB, TEA CPU_BR, CPU_BG, CPU_DBG D[0–63] MPC8280 L2BR L2DBG TS, TT[0–4], TBST, TSIZ[0–2]] CI, WT, GBL, TA, DBB, TEA AACK, ARTRY AACK, ARTRY CPU_BR,CPU_BG,CPU_DBG L2_CLAIM L2_HIT A[0–31] D[0–63] Memory Controller SDRAM Main Memory Latch MUX I/O Devices MPC2605 BG L2BG TSIZ[0] (pull down) (pull up) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
