 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MPC8280 데이터시트(PDF) 532 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8280 데이터시트(HTML) 532 Page - Freescale Semiconductor, Inc |
|
|
532 / 1386 page  Secondary (L2) Cache Support MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 12-6 Freescale Semiconductor Figure 12-3. External L2 Cache in ECC/Parity Mode 12.2 L2 Cache Interface Parameters The L2 cache interface parameters in the bus configuration register (BCR) control the configuration and operation of the MPC8280’s L2 interface. The parameters should be configured as follows: • BCR[EBM] = 1—MPC8280 in 60x-compatible mode. • BCR[L2C] = 1—L2 cache is present. TS, TT[0–4], TBST A[0–31] CI, GBL, TA, DBB, TEA CPU_BR, CPU_BG, CPU_DBG D[0–63],DP[0–7] MPC8280 TS, TT[0–4], TBST CI, GBL, TA, DBB, TEA AACK, ARTRY AACK, ARTRY CPU_BR,CPU_BG,CPU_DBG L2_CLAIM L2_HIT A[0–28] D[0–63], DP[0–7] Memory Controller SDRAM Main Memory Latch MUX I/O Devices MPC2605 TSIZE[0] (pull down) WT (pull down) TSIZ[0–2] (pull downs) A[29–31] (pull downs) BR DBG L2BR L2DBG BG L2BG (pull up) (pull up) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
