전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8280 데이터시트(PDF) 682 Page - Freescale Semiconductor, Inc

부품명 MPC8280
상세설명  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 682 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 678Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 679Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 680Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 681Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 682Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 683Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 684Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 685Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 686Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 682 / 1386 page
background image
Serial Communications Controllers (SCCs)
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
20-2
Freescale Semiconductor
Figure 20-1. SCC Block Diagram
20.1
Features
The following is a list of the main SCC features. (Performance figures assume a 25-MHz system clock.)
•
Implements HDLC/SDLC, HDLC bus, synchronous start/stop, asynchronous start/stop (UART),
AppleTalk/LocalTalk, and totally transparent protocols
•
Supports 10-Mbps Ethernet/IEEE 802.3 (half- or full-duplex) on all SCCs
•
Additional protocols may be available through the use of RAM-based microcodes. Please contact
your Freescale sales office.
•
DPLL circuitry for clock recovery with NRZ, NRZI, FM0, FM1, Manchester, and Differential
Manchester (also known as Differential Bi-phase-L)
•
Clocks can be derived from a baud rate generator, an external pin, or DPLL
•
Data rate for asynchronous communication can be as high as 16.62 Mbps at 133 MHz
•
Supports automatic control of the RTS, CTS, and CD modem signals
•
Multi-buffer data structure for receive and send (the number of buffer descriptors (BDs) is limited
only by the size of the internal dual-port RAM—8 bytes per BD)
•
Deep FIFOs (SCC transmit and receive FIFOs are 32 bytes each.)
•
Transmit-on-demand feature decreases time to frame transmission (transmit latency)
•
Low FIFO latency option for send and receive in character-oriented and totally transparent
protocols
•
Frame preamble options
•
Full-duplex operation
Decoder
Delimiter
Shifter
Delimiter
Internal Clocks
Encoder
Modem Lines
Rx
Control
Unit
Rx
Data
FIFO
Tx
Data
FIFO
Tx
Control
Unit
RXD
Modem Lines
Clock
Generator
DPLL
and Clock
Recovery
TCLK
TXD
Control
Registers
Shifter
60x Bus
Peripheral Bus
RCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com