| 전자부품 데이터시트 검색엔진 |
|
MPC8280 데이터시트(PDF) 1312 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8280 데이터시트(HTML) 1312 Page - Freescale Semiconductor, Inc |
|
1312 / 1386 page ![]() I 2C Controller MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 40-10 Freescale Semiconductor Figure 40-11 shows the RFCR/TFCR bit fields. 0x08 RSTATE Word Rx internal state.2 Reserved for CP use. 0x0C RPTR Word Rx internal data pointer2 is updated by the SDMA channels to show the next address in the buffer to be accessed. 0x10 RBPTR Hword RxBD pointer. Points to the next descriptor the receiver transfers data to when it is in an idle state or to the current descriptor during frame processing for each I2C channel. After a reset or when the end of the descriptor table is reached, the CP initializes RBPTR to the value in RBASE. Most applications should not write RBPTR, but it can be modified when the receiver is disabled or when no receive buffer is used. 0x12 RCOUNT Hword Rx internal byte count 2 is a down-count value that is initialized with the MRBLR value and decremented with every byte the SDMA channels write. 0x14 RTEMP Word Rx temp.2 Reserved for CP use. 0x18 TSTATE Word Tx internal state.2 Reserved for CP use. 0x1C TPTR Word Tx internal data pointer 2 is updated by the SDMA channels to show the next address in the buffer to be accessed. 0x20 TBPTR Hword TxBD pointer. Points to the next descriptor that the transmitter transfers data from when it is in an idle state or to the current descriptor during frame transmission. After a reset or when the end of the descriptor table is reached, the CP initializes TBPTR to the value in TBASE.Most applications should not write TBPTR, but it can be modified when the transmitter is disabled or when no transmit buffer is used. 0x22 TCOUNT Hword Tx internal byte count 2 is a down-count value initialized with TxBD[Data Length] and decremented with every byte read by the SDMA channels. 0x24 TTEMP Word Tx temp.2 Reserved for CP use. 0x34 SDMATMP Word SDMA temp.2 Reserved for CP use. 1 From the pointer value programmed in I2C_BASE at IMMR + 0x8AFC. 2 Normally, these parameters need not be accessed. 01234567 Field GBL BO TC2 DTB — Reset 0000_0000 R/W R/W Addr I2C_BASE + 04 (RFCR)/I2C_BASE + 05 (TFCR) Figure 40-11. I2C Function Code Registers (RFCR/TFCR) Table 40-6. I2C Parameter RAM Memory Map (continued) Offset 1 Name Width Description |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |