전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8280 데이터시트(PDF) 1309 Page - Freescale Semiconductor, Inc

부품명 MPC8280
상세설명  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 1309 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 1305Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1306Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1307Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1308Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1309Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1310Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1311Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1312Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1313Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1309 / 1386 page
background image
I
2C Controller
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
40-7
40.4.2
I2C Address Register (I2ADD)
The I2C address register, shown in Figure 40-7, holds the address for this I2C port.
Table 40-2 describes I2ADD fields.
40.4.3
I2C Baud Rate Generator Register (I2BRG)
The I2C baud rate generator register, shown in Figure 40-8, sets the divide ratio of the I2C BRG.
Table 40-3 describes I2BRG fields.
40.4.4
I2C Event/Mask Registers (I2CER/I2CMR)
The I2C event register (I2CER) is used to generate interrupts and report events. When an event is
recognized, the I2C controller sets the corresponding I2CER bit. I2CER bits are cleared by writing ones;
writing zeros has no effect. Setting a bit in the I2C mask register (I2CMR) enables and clearing a bit masks
0
67
Field
SAD
—
Reset
Undefined
R/W
R/W
Addr
0x11864
Figure 40-7. I2C Address Register (I2ADD)
Table 40-2. I2ADD Field Descriptions
Bits
Name
Description
0–6
SAD
Slave address 0–6. Holds the slave address for the I
2C port.
7
—
Reserved and should be cleared.
0
7
Field
DIV
Reset
1111_1111
R/W
R/W
Addr
0x11868
Figure 40-8. I2C Baud Rate Generator Register (I2BRG)
Table 40-3. I2BRG Field Descriptions
Bits
Name
Description
0–7
DIV
Division ratio 0–7. Specifies the divide ratio of the BRG divider in the I
2C clock generator. The output
of the prescaler is divided by 2 * ([DIV0–DIV7] + 3 + (2 * I2MOD[FLT])) and the clock has a 50% duty
cycle. DIV must be programmed to a minimum value of 3 if the digital filter is disabled
(I2MOD[FLT] = 0) and 6 if it is enabled (I2MOD[FLT] = 1) .



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com