전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST7GEME4 데이터시트(PDF) 16 Page - STMicroelectronics

부품명 ST7GEME4
상세설명  Full-speed USB MCU with smartcard firmware and EMV/non-EMV interface
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7GEME4 데이터시트(HTML) 16 Page - STMicroelectronics

Back Button ST7GEME4 Datasheet HTML 12Page - STMicroelectronics ST7GEME4 Datasheet HTML 13Page - STMicroelectronics ST7GEME4 Datasheet HTML 14Page - STMicroelectronics ST7GEME4 Datasheet HTML 15Page - STMicroelectronics ST7GEME4 Datasheet HTML 16Page - STMicroelectronics ST7GEME4 Datasheet HTML 17Page - STMicroelectronics ST7GEME4 Datasheet HTML 18Page - STMicroelectronics ST7GEME4 Datasheet HTML 19Page - STMicroelectronics ST7GEME4 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 28 page
background image
Electrical characteristics
ST7GEME4
16/28
4.3
Supply and reset characteristics
Table 11 characteristics are measured at T = 0 to +70 oC, VDD - VSS = 5.5 V unless
otherwise specified.
4.4
Clock and timing characteristics
4.4.1
General timings
Table 12 characteristics are measured at T = 0 to +70 oC unless otherwise specified.
Table 10.
LED pins characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
ILsink
Low current
VPAD > VDD-2.4
2
4
mA
ILsink
High current
VPAD > VDD-2.4 for ROM
5
6
8.4
Table 11.
Low voltage detector and supervisor characteristics (LVDS)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIT+
Reset release threshold
(VDD rising)
3.7
3.9
V
VIT-
Reset generation threshold
(VDD falling)
3.3
3.5
V
Vhys
Hysteresis VIT+ - VIT-
(1)
1.
Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
200
mV
VtPOR
VDD rise time rate
1)
20
ms/V
Table 12.
General timings
Symbol
Parameter
Conditions
Min
Typ(1)
1.
Data based on typical application software.
Max
Unit
tc(INST) Instruction cycle time
23
12
tCPU
fCPU=4 MHz
500
750
3000
ns
tv(IT)
Interrupt reaction time(2)
tv(IT) = ∆tc(INST) + 10
(3)
2.
Time measured between interrupt event and interrupt vector fetch.
∆t
c(INST) is the number of tCPU cycles
needed to finish the current instruction execution.
3.
∆t
INST is the number of tCPU to finish the current instruction execution.
10
22
tCPU
fCPU=4 MHz
2.5
5.5
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com