전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ELANSC310 데이터시트(PDF) 114 Page - Advanced Micro Devices

부품명 ELANSC310
상세설명  Single-Chip, 32-Bit, PC/AT Microcontroller
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

ELANSC310 데이터시트(HTML) 114 Page - Advanced Micro Devices

Back Button ELANSC310 Datasheet HTML 110Page - Advanced Micro Devices ELANSC310 Datasheet HTML 111Page - Advanced Micro Devices ELANSC310 Datasheet HTML 112Page - Advanced Micro Devices ELANSC310 Datasheet HTML 113Page - Advanced Micro Devices ELANSC310 Datasheet HTML 114Page - Advanced Micro Devices ELANSC310 Datasheet HTML 115Page - Advanced Micro Devices ELANSC310 Datasheet HTML 116Page - Advanced Micro Devices ELANSC310 Datasheet HTML 117Page - Advanced Micro Devices ELANSC310 Datasheet HTML 118Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 119 page
background image
114
Élan™SC310 Microcontroller Data Sheet
PREL IMINARY
These timings are based on default settings and required initial programming. These timings may be modified via the MMS
Memory Wait State1 Register, Index 62h, and the Command Delay Register, Index 60h. (See the ÉlanTMSC310 Microcontroller
Programmer’s Reference Manual,
order #20665.)
1. These timing apply to the B4 version of the ÉlanSC310 microcontroller only. The timings for the B3 version are
t5b = 260 ns, t6b = 0 ns, t12b = -2 ns, and t14 = -4 ns.
Table 59.
ISA I/O 16-Bit Read/Write Cycle (See Figure 48)
Symbol
Parameter Description
Notes
Preliminary
Units
Min
Max
t1a
SA stable to IOW active
200
ns
t1b
SA stable to IOR active
150
ns
t2
SA stable to IOCS16 active
95
ns
t3a
IOW active to IOCHRDY inactive
30
ns
t3b
IOR active to IOCHRDY inactive
80
ns
t4a
IOW hold from IOCHRDY active
110
ns
t4b
IOR hold from IOCHRDY active
160
ns
t5a
IOW pulse width
160
ns
t5b
IOR pulse width
1
225
ns
t6a
SA hold from IOW inactive
50
ns
t6b
SA hold from IOR inactive
1
50
ns
t7
RDDATA setup to command inactive
40
ns
t8
RDDATA hold from command inactive
0
ns
t9
WRDATA setup to command inactive
250
ns
t10
WRDATA hold from command inactive
50
ns
t11
DBUFOE active from command
5
ns
t12a
DBUFOE hold from command Write
50
ns
t12b
DBUFOE hold from command Read
1
50
ns
t13
ENDRIH, ENDIRL setup to IOR
100
ns
t14
ENDIRH, ENDIRL hold from IOR
150
ns
t15
BALE pulse width
50
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com