| 전자부품 데이터시트 검색엔진 |
|
ELANSC310 데이터시트(PDF) 117 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
ELANSC310 데이터시트(HTML) 117 Page - Advanced Micro Devices |
|
117 / 119 page ![]() Élan™SC310 Microcontroller Data Sheet 117 PREL IMINARY Notes: The appropriate timings above are also valid for the Bidirectional Parallel Port mode. Table 61. EPP Data Register Read Cycle (See Figure 50) Symbol Parameter Description Max Min Unit t1 AFDT delay from PPDCS active 1.8 1.1 ns t2 AFDT active pulse width (no wait states) 450 448 ns t3 AFDT High to Low recovery 1000 ns t4 Read data valid delay 25.3 ns t5 Read data hold time 2.3 ns t6 PPDCS delay from IOR active 6.8 ns t7 PPDCS delay from AFDT inactive 3.7 1.8 ns t8 PPDCS delay from IOR inactive 4.2 ns t9 BUSY (inactive) hold from AFDT High 0 ns t1 t2 t3 t4 t5 t6 t8 t7 t9 Data Valid AFDT STRB D7–D0 PPDCS PPOEN IOR IOW BUSY Figure 50. EPP Data Register Read Cycle |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |