| 전자부품 데이터시트 검색엔진 |
|
TMPR3916 데이터시트(PDF) 117 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR3916 데이터시트(HTML) 117 Page - Toshiba Semiconductor |
|
117 / 225 page ![]() Chapter 6 Direct Memory Access Controller (DMAC) Preliminary 6-4 6.1.3 Potential Problems One of the following reasons can be responsible for an error: • The software has made invalid settings in the Operation Definition Register (ODR) or in the Channel Control Register (CCR). • The software has defined an address in the Source or Destination Address Register (SAR or DAR) that does not exist. The access to this address has caused a bus error. • Either the byte count, the source address or the destination address is not correctly aligned. The DMA Controller sends an interrupt, when an error occurs. These steps need to be executed in case of an error: 1. Read the contents of the Channel Error Register (CER) to get the cause of the error. 2. For details see the register description. 3. Write 0x80 into the Channel Control Register (CCR). 4. Write 0x00 into the Channel Status Register (CSR). 5. Start the whole DMA programming procedure from the first point. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |