TMPR3927 datasheet(49/512 Pages) TOSHIBA

49 / 512 page

Chapter 3 Pins

3-3

3.2

Pin Description

Signal Name

I/O

Description

System interface

SYSCLK

System Clock

Outputs a system clock in full speed mode (at one half the frequency of the TX39/H2

core) or half speed mode (at one quarter the frequency of the TX39/H2 core).

The mode depends on the settings of boot signals CHANHS* (ADDR[15] pin) and

BME[1:0] (ADDR[9:8] pins). Half speed mode is selected when CHANHS* is set to “0”

or BME[1:0] are set to “10”.

DATA [31:0]

I/O

Data

Data bus signals.

In 16-bit bus mode, the DATA[15:0] pins are used.

The pins are equipped with internal pull-up resistors.

ACK*

I/O

Acknowledge

In external ACK* mode, this pin is used for an input signal for terminating bus

operation. It can also be used as an RDY input (which can be set on a per channel

basis). In internal ACK* mode, the pin is used to output a signal for notifying external

devices of the termination of bus operation.

The pin is equipped with an internal pull-up resistor.

RESET*

Reset

Initializes the TX3927.

The RESET* signal must remain low for at least 512 CPU clock cycles to initialize the

internal circuitry.

The pin is equipped with an internal pull-up resistor.

Clock signals

XIN

Crystal Input

Connect a crystal resonator or directly input an external clock signal.

The clock frequency must match the multiplier specified with boot signals PLLM[1:0]

(ADDT[3:2] pins).

PLLM[1:0] = “01”: The multiplier is 2. In this case, input an external clock signal,

leaving XOUT open.

PLLM[1:0] = “11”: The multiplier is 16. In this case, connect a crystal resonator or input

an external clock signal.

PLLM[1:0] should not be set to “00” or “10”.

XOUT

Crystal Output

Connect a crystal resonator.

This pin must be left open when PLLM[1:0] = “01”.

CLKEN

Clock Enable

Enables the internal clock generator of the TX3927.

The CLKEN signal must remain low until the clock signal input from XIN (a crystal

resonator or external clock input) becomes stable as the voltage settles.

The pin is equipped with an internal pull-up resistor.

TMPR3927 데이터시트(PDF) 49 Page - Toshiba Semiconductor

TMPR3927 데이터시트(HTML) 49 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL