| 전자부품 데이터시트 검색엔진 |
|
TMPR4937 데이터시트(PDF) 240 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4937 데이터시트(HTML) 240 Page - Toshiba Semiconductor |
|
240 / 552 page ![]() Chapter 9 SDRAM Controller 9-24 Bit Mnemonic Field Name Description Read/Write 8 SEI Single-Bit Error Interrupt Enable Single-Bit Error Interrupt Enable (Default: 0) Specifies whether to generate an interrupt during a single-bit error. 0: Disable 1: Enable R/W 7:1 — — Reserved ⎯ 0 ECCE ECC Enable ECC Enable (Default: 0) Specifies whether to enable the ECC/Parity function. When disabled, the ECC function will not operate even if the ECC Parity Mode field (SDCCRn.ECC) selects the ECC/Parity Mode. 0: Disable 1: Enable R/W Figure 9.4.4 ECC Control Register (2/2) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |