전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMP86CS44UG 데이터시트(PDF) 40 Page - Toshiba Semiconductor

부품명 TMP86CS44UG
상세설명  8 Bit Microcontroller
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP86CS44UG 데이터시트(HTML) 40 Page - Toshiba Semiconductor

Back Button TMP86CS44UG Datasheet HTML 36Page - Toshiba Semiconductor TMP86CS44UG Datasheet HTML 37Page - Toshiba Semiconductor TMP86CS44UG Datasheet HTML 38Page - Toshiba Semiconductor TMP86CS44UG Datasheet HTML 39Page - Toshiba Semiconductor TMP86CS44UG Datasheet HTML 40Page - Toshiba Semiconductor TMP86CS44UG Datasheet HTML 41Page - Toshiba Semiconductor TMP86CS44UG Datasheet HTML 42Page - Toshiba Semiconductor TMP86CS44UG Datasheet HTML 43Page - Toshiba Semiconductor TMP86CS44UG Datasheet HTML 44Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 172 page
background image
Page 30
2. Operational Description
2.3 Reset Circuit
TMP86CS44UG
2.3.2 Address trap reset
If the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction
from the on-chip RAM (when WDTCR1<ATAS> is set to “1”) or the SFR area, address trap reset will be gen-
erated. The reset time is maximum 24/fc[s] (1.5
μs at 16.0 MHz). Then, the RESET pin outputs "L" level during
maximum 24/fc[s].
Note:The operating mode under address trapped is alternative of reset or interrupt. The address trap area is alter-
native.
Note 1: Address “a” is in the SFR or on-chip RAM (WDTCR1<ATAS> = “1”) space.
Note 2: During reset release, reset vector “r” is read out, and an instruction at address “r” is fetched and decoded.
Note 3: Varies on account of external condition: voltage or capacitance
Figure 2-16 Address Trap Reset
2.3.3 Watchdog timer reset
Refer to Section “Watchdog Timer”.
2.3.4 System clock reset
If the condition as follows is detected, the system clock reset occurs automatically to prevent dead lock of the
CPU. (The oscillation is continued without stopping.)
- In case of clearing SYSCR2<XEN> and SYSCR2<XTEN> simultaneously to “0”.
- In case of clearing SYSCR2<XEN> to “0”, when the SYSCR2<SYSCK> is “0”.
- In case of clearing SYSCR2<XTEN> to “0”, when the SYSCR2<SYSCK> is “1”.
The reset time is maximum 24/fc (1.5
μs at 16.0 MHz). Then, the RESET pin outputs "L" level during maxi-
mum 24/fc[s] (1.5
μs at 16.0MHz).
Instruction at address r
16/fc [s]
Maximum 24/fc [s]
Instruction
execution
Internal reset
signal
RESET output
JP a
Reset release
Address trap is occurred
("L" output)
4/fc to 12/fc [s]
Note 3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com